CA2005762A1 - Dispositif de traitement de donnees comportant une memoire non volatile electriquement effacable et reprogrammable - Google Patents

Dispositif de traitement de donnees comportant une memoire non volatile electriquement effacable et reprogrammable

Info

Publication number
CA2005762A1
CA2005762A1 CA2005762A CA2005762A CA2005762A1 CA 2005762 A1 CA2005762 A1 CA 2005762A1 CA 2005762 A CA2005762 A CA 2005762A CA 2005762 A CA2005762 A CA 2005762A CA 2005762 A1 CA2005762 A1 CA 2005762A1
Authority
CA
Canada
Prior art keywords
data processing
volatile memory
processing device
signal
electrically erasable
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2005762A
Other languages
English (en)
Other versions
CA2005762C (fr
Inventor
Michel Ugon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CP8 Technologies SA
Original Assignee
Michel Ugon
Bull Cp8
Cp8 Technologies
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Michel Ugon, Bull Cp8, Cp8 Technologies filed Critical Michel Ugon
Publication of CA2005762A1 publication Critical patent/CA2005762A1/fr
Application granted granted Critical
Publication of CA2005762C publication Critical patent/CA2005762C/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/32Timing circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/10Programming or data input circuits
    • G11C16/20Initialising; Data preset; Chip identification
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/22Safety or protection circuits preventing unauthorised or accidental access to memory cells
    • G11C16/225Preventing erasure, programming or reading when power supply voltages are outside the required ranges

Abstract

L'invention concerne un dispositif de traitement de données comportant au moins une unité de traitement (2) de données, et au moins une mémoire non volatile (5) effaçable et reprogrammable électriquement, au moins sous contrôle partiel de l'unité de traitement.
Le dispositif est caractérisé en ce qu'il comporte des moyens de détection (8) d'un signal de demande de réinitialisation des registres du dispositif, commandant des moyens (7) entraînant le blocage de l'application d'au moins un signal (Vpp, WE, EE) nécessaire à la programmation de la mémoire non volatile (5) au moins lorsque ledit signal de demande de réinitialisation (RAZ) des registres du dispositif possède un niveau suffisant (RAZ1) pour activer la réinitialisation.
Une application particulièrement intéressante de ce dispositif concerne les microprocesseurs monolithiques et/ou autoprogrammables.
CA002005762A 1988-12-20 1989-12-18 Dispositif de traitement de donnees comportant une memoire non volatile electriquement effacable et reprogrammable Expired - Lifetime CA2005762C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR8816788 1988-12-20
FR8816788A FR2640798B1 (fr) 1988-12-20 1988-12-20 Dispositif de traitement de donnees comportant une memoire non volatile electriquement effacable et reprogrammable

Publications (2)

Publication Number Publication Date
CA2005762A1 true CA2005762A1 (fr) 1990-06-20
CA2005762C CA2005762C (fr) 1997-02-11

Family

ID=9373144

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002005762A Expired - Lifetime CA2005762C (fr) 1988-12-20 1989-12-18 Dispositif de traitement de donnees comportant une memoire non volatile electriquement effacable et reprogrammable

Country Status (15)

Country Link
US (1) US5566323A (fr)
EP (1) EP0377368B1 (fr)
JP (1) JPH0831046B2 (fr)
KR (1) KR950001833B1 (fr)
AT (1) ATE135487T1 (fr)
AU (1) AU626368B2 (fr)
CA (1) CA2005762C (fr)
DE (1) DE68925960T2 (fr)
ES (1) ES2087872T3 (fr)
FR (1) FR2640798B1 (fr)
GR (1) GR3019980T3 (fr)
HK (1) HK47697A (fr)
NO (1) NO307395B1 (fr)
SG (1) SG66263A1 (fr)
WO (1) WO1990007185A1 (fr)

Families Citing this family (76)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04137080A (ja) * 1990-09-28 1992-05-12 Fuji Photo Film Co Ltd Icメモリカード
US6118261A (en) * 1993-11-08 2000-09-12 International Business Machines Corp. Slew rate control circuit
KR100478172B1 (ko) 1995-01-31 2005-03-23 가부시끼가이샤 히다치 세이사꾸쇼 반도체 메모리 장치
DE19740941A1 (de) * 1997-09-17 1999-03-18 Siemens Ag Verfahren zum Ansteuern eines elektrisch programmierbaren Datenspeichers und Schaltungsanordnung zur Durchführung des Verfahrens
DE19912781A1 (de) * 1999-03-12 2000-11-23 Francotyp Postalia Gmbh Verfahren zum Schutz eines Sicherheitsmoduls und Anordnung zur Durchführung des Verfahrens
US6389500B1 (en) * 1999-05-28 2002-05-14 Agere Systems Guardian Corporation Flash memory
US6654847B1 (en) * 2000-06-30 2003-11-25 Micron Technology, Inc. Top/bottom symmetrical protection scheme for flash
US6754815B1 (en) 2000-03-31 2004-06-22 Intel Corporation Method and system for scrubbing an isolated area of memory after reset of a processor operating in isolated execution mode if a cleanup flag is set
US7013484B1 (en) 2000-03-31 2006-03-14 Intel Corporation Managing a secure environment using a chipset in isolated execution mode
US7194634B2 (en) * 2000-03-31 2007-03-20 Intel Corporation Attestation key memory device and bus
US7111176B1 (en) 2000-03-31 2006-09-19 Intel Corporation Generating isolated bus cycles for isolated execution
US7013481B1 (en) 2000-03-31 2006-03-14 Intel Corporation Attestation key memory device and bus
US6934817B2 (en) 2000-03-31 2005-08-23 Intel Corporation Controlling access to multiple memory zones in an isolated execution environment
US7089418B1 (en) 2000-03-31 2006-08-08 Intel Corporation Managing accesses in a processor for isolated execution
US6760441B1 (en) 2000-03-31 2004-07-06 Intel Corporation Generating a key hieararchy for use in an isolated execution environment
US6769058B1 (en) 2000-03-31 2004-07-27 Intel Corporation Resetting a processor in an isolated execution environment
US6976162B1 (en) 2000-06-28 2005-12-13 Intel Corporation Platform and method for establishing provable identities while maintaining privacy
US6711701B1 (en) * 2000-08-25 2004-03-23 Micron Technology, Inc. Write and erase protection in a synchronous memory
US7793111B1 (en) 2000-09-28 2010-09-07 Intel Corporation Mechanism to handle events in a machine with isolated execution
US7389427B1 (en) 2000-09-28 2008-06-17 Intel Corporation Mechanism to secure computer output from software attack using isolated execution
US7215781B2 (en) * 2000-12-22 2007-05-08 Intel Corporation Creation and distribution of a secret value between two devices
US7035963B2 (en) 2000-12-27 2006-04-25 Intel Corporation Method for resolving address space conflicts between a virtual machine monitor and a guest operating system
US6907600B2 (en) 2000-12-27 2005-06-14 Intel Corporation Virtual translation lookaside buffer
US7225441B2 (en) * 2000-12-27 2007-05-29 Intel Corporation Mechanism for providing power management through virtualization
US7818808B1 (en) 2000-12-27 2010-10-19 Intel Corporation Processor mode for limiting the operation of guest software running on a virtual machine supported by a virtual machine monitor
US7117376B2 (en) * 2000-12-28 2006-10-03 Intel Corporation Platform and method of creating a secure boot that enforces proper user authentication and enforces hardware configurations
US7272831B2 (en) 2001-03-30 2007-09-18 Intel Corporation Method and apparatus for constructing host processor soft devices independent of the host processor operating system
US7191440B2 (en) 2001-08-15 2007-03-13 Intel Corporation Tracking operating system process and thread execution and virtual machine execution in hardware or in a virtual machine monitor
US7024555B2 (en) 2001-11-01 2006-04-04 Intel Corporation Apparatus and method for unilaterally loading a secure operating system within a multiprocessor environment
US7103771B2 (en) * 2001-12-17 2006-09-05 Intel Corporation Connecting a virtual token to a physical token
US20030126453A1 (en) * 2001-12-31 2003-07-03 Glew Andrew F. Processor supporting execution of an authenticated code instruction
US7308576B2 (en) * 2001-12-31 2007-12-11 Intel Corporation Authenticated code module
US7480806B2 (en) * 2002-02-22 2009-01-20 Intel Corporation Multi-token seal and unseal
US7124273B2 (en) * 2002-02-25 2006-10-17 Intel Corporation Method and apparatus for translating guest physical addresses in a virtual machine environment
US7631196B2 (en) 2002-02-25 2009-12-08 Intel Corporation Method and apparatus for loading a trustable operating system
US7028149B2 (en) 2002-03-29 2006-04-11 Intel Corporation System and method for resetting a platform configuration register
US7069442B2 (en) 2002-03-29 2006-06-27 Intel Corporation System and method for execution of a secured environment initialization instruction
US20030196096A1 (en) * 2002-04-12 2003-10-16 Sutton James A. Microcode patch authentication
US20030196100A1 (en) * 2002-04-15 2003-10-16 Grawrock David W. Protection against memory attacks following reset
US7127548B2 (en) 2002-04-16 2006-10-24 Intel Corporation Control register access virtualization performance improvement in the virtual-machine architecture
US20030229794A1 (en) * 2002-06-07 2003-12-11 Sutton James A. System and method for protection against untrusted system management code by redirecting a system management interrupt and creating a virtual machine container
US7142674B2 (en) 2002-06-18 2006-11-28 Intel Corporation Method of confirming a secure key exchange
US20040003321A1 (en) * 2002-06-27 2004-01-01 Glew Andrew F. Initialization of protected system
US6996748B2 (en) 2002-06-29 2006-02-07 Intel Corporation Handling faults associated with operation of guest software in the virtual-machine architecture
US7124327B2 (en) 2002-06-29 2006-10-17 Intel Corporation Control over faults occurring during the operation of guest software in the virtual-machine architecture
US7296267B2 (en) * 2002-07-12 2007-11-13 Intel Corporation System and method for binding virtual machines to hardware contexts
US7165181B2 (en) 2002-11-27 2007-01-16 Intel Corporation System and method for establishing trust without revealing identity
US7073042B2 (en) 2002-12-12 2006-07-04 Intel Corporation Reclaiming existing fields in address translation data structures to extend control over memory accesses
US7900017B2 (en) * 2002-12-27 2011-03-01 Intel Corporation Mechanism for remapping post virtual machine memory pages
US20040128465A1 (en) * 2002-12-30 2004-07-01 Lee Micheil J. Configurable memory bus width
US7415708B2 (en) 2003-06-26 2008-08-19 Intel Corporation Virtual machine management using processor state information
US7424709B2 (en) 2003-09-15 2008-09-09 Intel Corporation Use of multiple virtual machine monitors to handle privileged events
US7287197B2 (en) * 2003-09-15 2007-10-23 Intel Corporation Vectoring an interrupt or exception upon resuming operation of a virtual machine
US7739521B2 (en) 2003-09-18 2010-06-15 Intel Corporation Method of obscuring cryptographic computations
US7610611B2 (en) 2003-09-19 2009-10-27 Moran Douglas R Prioritized address decoder
US7366305B2 (en) * 2003-09-30 2008-04-29 Intel Corporation Platform and method for establishing trust without revealing identity
US7237051B2 (en) 2003-09-30 2007-06-26 Intel Corporation Mechanism to control hardware interrupt acknowledgement in a virtual machine system
US20050080934A1 (en) 2003-09-30 2005-04-14 Cota-Robles Erik C. Invalidating translation lookaside buffer entries in a virtual machine (VM) system
US7177967B2 (en) 2003-09-30 2007-02-13 Intel Corporation Chipset support for managing hardware interrupts in a virtual machine system
US7636844B2 (en) 2003-11-17 2009-12-22 Intel Corporation Method and system to provide a trusted channel within a computer system for a SIM device
US8156343B2 (en) 2003-11-26 2012-04-10 Intel Corporation Accessing private data about the state of a data processing machine from storage that is publicly accessible
US8037314B2 (en) 2003-12-22 2011-10-11 Intel Corporation Replacing blinded authentication authority
US7802085B2 (en) 2004-02-18 2010-09-21 Intel Corporation Apparatus and method for distributing private keys to an entity with minimal secret, unique information
US7356735B2 (en) 2004-03-30 2008-04-08 Intel Corporation Providing support for single stepping a virtual machine in a virtual machine environment
US7620949B2 (en) 2004-03-31 2009-11-17 Intel Corporation Method and apparatus for facilitating recognition of an open event window during operation of guest software in a virtual machine environment
US7490070B2 (en) 2004-06-10 2009-02-10 Intel Corporation Apparatus and method for proving the denial of a direct proof signature
US7305592B2 (en) 2004-06-30 2007-12-04 Intel Corporation Support for nested fault in a virtual machine environment
US7840962B2 (en) 2004-09-30 2010-11-23 Intel Corporation System and method for controlling switching between VMM and VM using enabling value of VMM timer indicator and VMM timer value having a specified time
US8146078B2 (en) 2004-10-29 2012-03-27 Intel Corporation Timer offsetting mechanism in a virtual machine environment
US8924728B2 (en) 2004-11-30 2014-12-30 Intel Corporation Apparatus and method for establishing a secure session with a device without exposing privacy-sensitive information
US8533777B2 (en) * 2004-12-29 2013-09-10 Intel Corporation Mechanism to determine trust of out-of-band management agents
US7395405B2 (en) 2005-01-28 2008-07-01 Intel Corporation Method and apparatus for supporting address translation in a virtual machine environment
US7295478B2 (en) * 2005-05-12 2007-11-13 Sandisk Corporation Selective application of program inhibit schemes in non-volatile memory
US8014530B2 (en) 2006-03-22 2011-09-06 Intel Corporation Method and apparatus for authenticated, recoverable key distribution with no database secrets
DE102008030628B4 (de) * 2008-06-20 2013-08-22 Flextronics International Kft. Steuersystem
CN108665930A (zh) * 2017-04-01 2018-10-16 北京兆易创新科技股份有限公司 一种nand闪存芯片

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6011396B2 (ja) * 1980-05-08 1985-03-25 松下電器産業株式会社 半導体記憶装置の駆動回路
JPS57152696A (en) * 1981-03-17 1982-09-21 Matsushita Electric Ind Co Ltd High frequency deicing device
US4604616A (en) * 1983-12-01 1986-08-05 The Arthur G. Russell Company, Incorporated Apparatus for programming an electrically erasable programmable read-only memory
US4644494A (en) * 1984-02-06 1987-02-17 Sundstrand Data Control, Inc. Solid state memory for aircraft flight data recorder systems
IL74952A0 (en) * 1984-05-04 1985-08-30 Gould Inc Method and system for improving the operational reliability of electronic systems formed of subsystems which perform different functions
JPH077599B2 (ja) * 1984-05-25 1995-01-30 株式会社日立製作所 半導体集積回路装置
US4612632A (en) * 1984-12-10 1986-09-16 Zenith Electronics Corporation Power transition write protection for PROM
US4744062A (en) * 1985-04-23 1988-05-10 Hitachi, Ltd. Semiconductor integrated circuit with nonvolatile memory
US4692903A (en) * 1985-07-15 1987-09-08 Zenith Electronics Corporation Memory loss protection circuit
US4752871A (en) * 1985-09-30 1988-06-21 Motorola, Inc. Single-chip microcomputer having a program register for controlling two EEPROM arrays
JPS62245353A (ja) * 1986-04-18 1987-10-26 Hitachi Ltd Eepromのデ−タ書換え防止回路
JPS62271031A (ja) * 1986-05-20 1987-11-25 Fujitsu Ltd 記憶デ−タ保護方式
FR2600809B1 (fr) * 1986-06-24 1988-08-19 Eurotechnique Sa Dispositif de detection du fonctionnement du systeme de lecture d'une cellule-memoire eprom ou eeprom
FR2604555B1 (fr) * 1986-09-30 1988-11-10 Eurotechnique Sa Circuit integre du type circuit logique comportant une memoire non volatile programmable electriquement
FR2606199B1 (fr) * 1986-11-04 1988-12-09 Eurotechnique Sa Circuit integre du type circuit logique comportant une memoire non volatile programmable electriquement
US4975878A (en) * 1988-01-28 1990-12-04 National Semiconductor Programmable memory data protection scheme

Also Published As

Publication number Publication date
FR2640798B1 (fr) 1993-01-08
DE68925960D1 (de) 1996-04-18
WO1990007185A1 (fr) 1990-06-28
KR910700527A (ko) 1991-03-15
FR2640798A1 (fr) 1990-06-22
ATE135487T1 (de) 1996-03-15
DE68925960T2 (de) 1996-08-08
ES2087872T3 (es) 1996-08-01
JPH0831046B2 (ja) 1996-03-27
KR950001833B1 (ko) 1995-03-03
SG66263A1 (en) 1999-07-20
CA2005762C (fr) 1997-02-11
US5566323A (en) 1996-10-15
NO307395B1 (no) 2000-03-27
AU626368B2 (en) 1992-07-30
EP0377368A1 (fr) 1990-07-11
AU4806490A (en) 1990-07-10
GR3019980T3 (en) 1996-08-31
NO903630L (no) 1990-10-17
EP0377368B1 (fr) 1996-03-13
NO903630D0 (no) 1990-08-17
HK47697A (en) 1997-04-18
JPH03500944A (ja) 1991-02-28

Similar Documents

Publication Publication Date Title
CA2005762A1 (fr) Dispositif de traitement de donnees comportant une memoire non volatile electriquement effacable et reprogrammable
EP1008928A4 (fr) Unite de disques et ordinateur
FR2699446B1 (fr) Procédé et dispositif pour serrer ou desserrer, avec contrôle de l'angle de rotation, des systèmes de vissage.
FR2640797B1 (fr) Dispositif de memoire electriquement effacable programmable a semi-conducteur et procede pour l'effacement et la programmation de celui-ci
EP0697663A3 (fr) Dispositif et méthode de traitement pour ordinateur utilisant une architecture harvard améliorée
EP0806772A3 (fr) Procédé et dispositif de protection de programmation et d'effacement d'une mémoire morte électriquement effaçable et programmable
EP0331407A3 (fr) Carte à circuit intégré
DE68913442D1 (de) Mikrorechner mit EEPROM.
FR2634047B1 (fr) Pilote d'amplificateur de lecture pour dispositif a memoire
GB2203318B (en) Data processing apparatus with memory control function based on cpu state detection
DE3275444D1 (en) Method of identifying a system - allied, physically separableprogramme memory, and a data processing system using this method.
DE69029005T2 (de) Initialisierungsprozess nach Stromversorgungsausfall und zugehöriges Prozessystem
EP0402732A3 (fr) Circuit d'interface pour les capteurs d'un essieu de véhicule
NO893964D0 (no) Styresystem for fordelingsstyring av dataprogrammering.
EP0267663A3 (fr) Système de pesage
EP0332274A3 (fr) EEPROM à mode d'effacement et d'écriture commandé par des données
WO1997015884A3 (fr) Procede et dispositif de preservation, apres coupure d'alimentation electrique, des donnees conservees par l'ordinateur
JPH03117284U (fr)
Agnati et al. Computer-assisted morphometry in immunohistochemistry and receptor autoradiography: Impact on neuroendocrine control.
OTBLESK et al. Possible organization of the command system for a data flow machine(K vozmozhnoi organizatsii sistemy komand dlia mashiny potokov dannykh)
JPS5651757A (en) Copying information processor
Okada Multi-variable control when the operator changes over the state of systems
DE3575484D1 (de) Mikroprozessor mit einer haltfunktion des ereigniszaehlers.
JPS57111719A (en) Initial program loading system
JPS5595161A (en) Mass storage controller with data protective function

Legal Events

Date Code Title Description
EEER Examination request
MKEX Expiry