CA2077689C - Television scrambler - Google Patents

Television scrambler

Info

Publication number
CA2077689C
CA2077689C CA002077689A CA2077689A CA2077689C CA 2077689 C CA2077689 C CA 2077689C CA 002077689 A CA002077689 A CA 002077689A CA 2077689 A CA2077689 A CA 2077689A CA 2077689 C CA2077689 C CA 2077689C
Authority
CA
Canada
Prior art keywords
groups
values
locations
line
lines
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA002077689A
Other languages
French (fr)
Other versions
CA2077689A1 (en
Inventor
David J. Millar
Stephen J. Greenhalgh
Richard P. Gregory
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
DCE Voice Processing Ltd
Original Assignee
DCE Voice Processing Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by DCE Voice Processing Ltd filed Critical DCE Voice Processing Ltd
Publication of CA2077689A1 publication Critical patent/CA2077689A1/en
Application granted granted Critical
Publication of CA2077689C publication Critical patent/CA2077689C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00Television systems
    • H04N7/16Analogue secrecy systems; Analogue subscription systems
    • H04N7/167Systems rendering the television signal unintelligible and subsequently intelligible
    • H04N7/169Systems operating in the time domain of the television signal
    • H04N7/1696Systems operating in the time domain of the television signal by changing or reversing the order of active picture signal portions
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00Television systems
    • H04N7/16Analogue secrecy systems; Analogue subscription systems
    • H04N7/167Systems rendering the television signal unintelligible and subsequently intelligible
    • H04N7/1675Providing digital key or authorisation information for generation or regeneration of the scrambling sequence

Abstract

A video encryption/decryption system in which lines of video information are stored in digitised form in a block of RAM
memory, and are typically shuffled in groups of 32 lines by pivot reading information corresponding to 32 lines from the memory in a first predetermined order, which may for example be sequential order, and writing new input line information into the corre-sponding locations, and then reading from, and writing to, the memory in a second different order which may be random or pseu-do-random, and subsequently repeating these two read/write operations alternately. This enables the line shuffling process to be achieved with a reduced memory requirement, compared with known methods.

Description

207768~

"Televicion Scrambler"
This invention relates to the broadcasting and transmission of signals such as television signals, which are to be encoded for commercial or other purposes.
In the transmission of programmes for subscription systems such as satellite or cable television, it is desired to encode the signal in such a way that it cannot be properly received without a suitable decoder so that the viewer is obliged to pay for reception of the programmes.
Various methods of encoding are known, one common method being to rearrange parts of the video signal. However many of the known methods suffer from technical overcomplexity and in particular it is desirable to reduce the complexity of the decoder which must be provided at the receiver or receiving station. Accordingly the present invention provides apparatus for encrypting or decrypting a signal comprising a series of values or groups of values, comprising a memory having a predetermined number of storage locations or groups of locations;
means for reading output values or groups of output values from, and writing new input values or groups of input values into, each of said locations or groups of locations in a first predetermined order until the said predetermined number is reached, and further reading output values or groups of output values from, and writing new input values or groups of values into, each of said location~ or groups of locations in a second predetermined order until the said predetermined number is reached;
and control means for causing the reading and writing operations to be repeated alternately in the two said predetermined orders.
The invention also provides a method of encrypting or decrypting a signal comprising a series of values or - 1~- 2077689 groups of values, using a predetermined number of storage locations or groups of locations in a block of memory, the method comprising the steps of:
(a) reading output values or groups of output values from, and writing new input values or groups of input values into, each of said locations or groups of locations in a first predetermined order until the said predetermined number is reached;

W091/14~1 PCT/GB91/~ ~3 ~7768~ - 2 -(b) reading output values or groups of output values from, and writing new input values or groups of values into, each of said location~ or groups of locations in a second predetermined order until the said predetermined number i8 reached; and (c) subsequently repeating steps (a) and (b) alternately.
Preferably one order is sequential and the other order is random or pseudo-random. Particularly in the decoder the same block of ~A~ can thus be used for both ~torage and retrieval, rather than moving the line data between different RAMs, with the actual storage and retrieval process causing the "scrambling" rather than some additional intermediate proce~s so as to provide a simplified and economical construction. However, for additional flexibility of operation, the encoder may utilise a shuffling memory comprising two blocks of RAM memory.
Preferably, mean~ are also provided for shifting the lines by a small percentage horizontally to further scramble the transmission.
Preferably the randomly variable order i8 deternined by supplying a "seed" to a random or pseudo-random number generator, which may be changed periodically to provide a different randon sequence. The random seed may be independently programmed into the coder and decoder or it may be regularly retransmitted 80 as to frequently "reprogram" the decoder.
One embodiment of the invention will now be described by way of example ~ith reference to the accompanying drawings, in which:
Figure 1 is a sche~atic block diagram of a signal encoder in accordance with t~e invention, Figure 2 is a sche~atic block diagram of a decoder; and W091/14~1 PCT/GB91/~ ~3 _ 3 _ 2077689 Figure 3 is a more detailed block diagram of the decoder of Figure 2.
Encoder (Fiqure 1) General:
The system will be described with reference to a PAL television broadcasting system, but it will be appreciated that it could also be applied to other systems such as NTSC.
The system digitises and stores 32 or 128 lines of normal video information and retrieves them in a different order, scrambling the incoming signal.
The lines are optionally shifted +/- 2.4 horizontally to further encode the picture.
The lines in vertical blank are not scrambled and are retrieved from a field blank store. This allows use with teletext transmissions and maintains correct vertical blank timings.
Samples are stored in 8-bit per pixel at 16 Mhz sampling rate. The whole of the video signal is sampled including sync, colour burst znd colour carrier signals.
Analoque InPUt Referring firstly to Figure 1, the incoming video signal is terminated, buffered, low-pass filtered (2) and sync tip clamped before being presented to the analogue to digital converter (4).
The low pass filter ~;as a cut off fre~uency which is such as to allow through video and colour carrier information.
Sync tip clamping references all digitising to the composite sync level. Offset and gain potentiometers are provided for fine adjustment.
Over/under voltage results in peak white/Sync tip levels respectively. A LED provides indication of A-D
over/under voltage for tuning of the gain and offset controls.

W091/14~1 PCT/GB91/~ ~3 2o~7~89 Analosue OUtPut After digltal scrambling, the 8-bit digital data is passed to a D-A converter (6) and the output signal is filtered back down to 5.~ Mhz bandwidth.
Video SYncs ~ Master Clock The incoming video contains composite frame and line synchronisation information contained in the lower ~.3 volts tran~itions. The LMl881 device provide~ separation of these ~ignals and tran~lation to TTL sync-separator levels.
It provides indication of:
Odd/Even field - used as the most significant bit of the line count.
Field sync signal - used to reset the line count Composite sync signal - used to provide horizontal ~ync.
The compo~ite ~ync output from this device still contain~ the original field sync ~errations. These consist of double speed negative transitions during the field sync period. A ~ignal LWNDW indicates which portion of the line the horizontal sync is expected and 80 is used to mask out the extra transitions.
The un-serrated line sync is passed to a Phase Locked Loop (PLL) (8) that compares its leading edge with the leading edge of the EOL signal. The EOL signalprovides a positive pulse every 1024 pixels, thus the PLL will generate a 1024/64us = 16 Mhz master pixel clock when the PLL is in lock. The PLL consists of edge triggered phase comparator, and an integrating R/C network. The Output voltage is used to control a crystal oscillator through a vari-cap diode. The VCO of the PLL chip is not used due to it~ wide lock range and hence relative instability.
The oscillator control voltage is monitored by a pair of voltage comparators to give indication when the PLL
i5 within its locking range. The RANGE LED comes ON when WO91/14~1 PCT/GB9l/~ ~3 _ 5 _ ~ 2Q77 the PLL is locked and in range.
A shuffling store comprising two blocks of 32kb Static RAM devices ~12) provide storage for 32 lines.
Although the same operational effect can be achieved utilising a single block of RAM as in the corresponding decoder construction (to be described below) the arrangement shown here provides greater flexibility of operation for the encoder. Each line is allocated 1024 bytes although only 1004 bytes are actually used. (20 pi~els are 'lost' in the line shifting mechanism).
The static RAM has an access time of 120nSesc.
The video is digitised at a rate of 16 Mhz = 62.5nSecs. In order to store the data as it arrives and to also allow time to retrieve the encoded samples, the RAM is organised in a 32 bit long word (4 bytes at a time). The incoming samples are transferred to memory in antiphase to sample retrieval.
Retrieval also occurs 32 bits at a time and is then assembled into 8 bit bytes to provide the output data stream.
A field blank store (10) provides a shift forward of video data relative to the field bank interval. This is to compensate for the Decode de-scrambling delay relative to the field blank period. This feature removes the need for the de-scrambler to delay the field blank information to align with the de-scrambled video, thus simplifying the decoder.
After the field blank delay, the video is alternately stored/retrieved in/from one of the two shuffling stores. Store and retrieve addresses are generated independently in the encoder to produce the correct sequence for the decoder to de-scramble using its simple single address architecture.
Line Shufflinq The lines are shuffled by storing the digitised WO91/14~1 PCT/GB91/~ ~3
2~7~

data in a different RAM location to which they are subsequently retrieved. Encryption is the difference between the stored and retrieved locations.
If the line counter oscillated between just two different sequences, the video would be encrypted but would not give a good appearance of continuously varying shuffling. A static picture may still be discernible through the shuffling.
The preferred method of avoiding this is to continuously increment an offset to one of the two sequences. Thus the relative difference ~etween the stored and retrieved locations is very different from one store/retrieve cycle to the next.
The randoming 'SEED' for this encryption is the initial starting offset to the alternate sequence.
If there are 32 lines accessed through 2 sequence~
running through 32 offset positions, there will be repetition rate of 2048 lines.
Field blank lines are not shuffled, therefore 576 lines per frame become shuffled. The shuffling sequence will not return to the start of a whole frame until the lowermost common denominator of 2048 and 576 = 32 frames.
Thus the total shuffling ~equence will only repeat every 32 frames.
Every 32 frame~ the encoder sends a peak white line of video on a line designated for synchronisation purposes. This synchronises the decoder sequence with the encoder. The decoder will cycle round the correct sequence with or without further receipt of this pulse.
Line Shiftinq Line shifting is performed by ~topping the storage retrieval pixel count during the blanking period in the front/back porches.
Each line pixel count is ~topped for 20 pi~els at W091/14~1 PCT/GB91/~ ~3 2o~6~9 either the beginning of the active video or at the end, depending on the level of the least significant bit of the line shuffling code.
If the line was stored with the counter stopped at the beginning and retrieved with the counter stopper at the end, then the displayed line will be left shifted.
If the line was stored with the counter stopped at the end and retrieved with the counter stopped at the beginning, then the displayed line will be right shifted.
If storage and retrieval had the count stopped at the same point, then there will be no nett shift at the display. This means that there is twice the pro~ability of no shift, than of a left or right shift.
Left/right shift selection i8 made from a signal derived from the line shifting sequence. This signal toggles on positive transitions of the least significant line count address.
There is no line ~hifting during field blank.
Decoder: Fiqure 2 General The decoder is generally similar to the encoder, but the construction is simplified by the use of a single "line-shuffling" RAM.
The decoder digitises and stores 32 lines of scrambled video information and retrieves them in a different order, unscrambling the incoming signal. The lines are shifted up to ~/- 2.4~ horizontally in anti-phase to the scrambled signal to completely restore the picture.
The lines in vertical blank are not expected to be ~crambled and bypass the de-scrambler. This allows use with teletext transmission and maintains correct vertical blank timings.
Sample~ are stored in 8-bit per pixel at 16 Mhz sampling rate. The whole of the video signal is sampled including sync, colour burst and colour carrier signals.

WO91/14~1 PCT/GB91/~ ~3 20~7~g - 8 -Analoque InPut The incoming video signal is terminated, buffered, low-pass filtered (20) and black level ciamped before being presented to the analogue to digital converter (22). The low pass filter has a cut off frequency of 5.0 Mhz allowing through video and colour carrier information. Black level clamping references all digitising to the input level immediately after the colour burst and before the display portion of each line. Offset and gain potentiometers are provided for fine adjustment. Over/under voltage results in peak white/Sync tip levels respectivelY. A LED provides indication of A-D over~under voltage for tuning of the gain and offset controls.
Analoque OutPut After digital de-scrambling, the 8-bit digital data is passed to a D-A converter (24) and the output signal is filtered back down to 5.0 Mhz bandwidth.
Video SYncs ~ Master Clock The incoming video contains composite frame and line synchronisation information contained in the lower 0.3 volts transition. The LMl881 device (26) provides separation of these signals and translation to TTL levels.
It provides indication of:
Odd/Even field - used a~ the most significant bit of the line count.
Field sync signal - used to reset the line count.
Composite sync signal - used to provide horizontal sync.
The composite sync output from this device still contains the original field sync serrations. These consist of double speed negative transitions during the field sync period. A ~ignal LWNDW indicates which portion of the line the horizontal sync is expected and so is used to mask out the extra transitions.

WO91/14~1 PCT/GB91/~ ~3 9 2~77S~9 The unserrated line sync is passed to a Phase Locked Loop (PLL) that compares its leading edge with the leading edge of the EOL signal. The EOL signal provides a positive pulse every 1024 pi~els, thus the PLL will generate a 1024t64us = 16 Mhz master pixel clock when the PLL is in lock. The PLL consists of edge triggered phase comparator, and an integrating R/C network. The output voltage is used to control a crystal oscillator through a vari-cap diode.
The VCO of the PLL chip is not used due to its wide lock range and hence relative instability.
- The oscillator control voltage is monitored by a pair of voltage comparators to g~e lndication when the PLL
is within its locking range. The RANGE LED comes ON when the PLL is locked and in range.
A shuffling store comprising one block of 32kb Static RAM devices (30) provide storage for 32 lines. Each line is allocated 1024 bytes although only 1004 bytes are actually used. (20 pixels are 'lost' in the line shifting mechanism).
The Static RAM has an access time of 120nSesc.
The video is digitised at a rate of 16 Mhz = 62.SnSecs. In order to store the data as it arrives and to also allow time to retrieve the de-coded samples, the RAM is organised in a 32 bit long word (4 bytes at a time). The incoming samples are transferred to memory in anti-phase to sample retrieval.
Retrieval also occurs 32 bits at a time and is then assembled into 8 bit bytes to provide the output data stream. The store and retrieve addresses are the same for each 32 line cycle. Successive 32 line cycles of storage and retrieval are alternately linear and random and the lines are unshuffled as a result of this because retrieval always occurs before storage. Thus the order in which lines are stored/retrieved changes between one 32 line group and the ne~t. Thus lines are always retrieved from a different W091/14~1 PCT/GB91/~ ~3 2o7rl ~9 - lo -relative position on subsequent accesses.
Field Blank During frame blanking, the incoming data is not stored in memory and is passed directly through the decoderwith a delay equivalent to that of a store/retrieval memory cycle. Thi~ allows use with teletext transmission and maintains correct vertical blank timings. It will also be appreciated that this simplifies the decoder by comparison with the encoder. The decoder operates a buffer full in arrears, therefore when the field blank arrives and scrambled storage is held off, it must have lines for displaying immediately after the blank period, already in its buffer. In other words, the incoming ~ideo must be delayed relative to field blank.
Line Shufflinq The lines are un~huffled by storing the digitised data in a different RAM location to which they are subsequently retrieved. Because storing and retrieval occur with the same address, the line counter must include twodifferent sequence generators (50, 52). Thu~ encryption is the difference between the stored and retrieved locations.
If the line counter oscillated ~etween just two different r-equence~, the video would be encrypted but would not give a good appearance of continuously varying shuffling. A ~tatic picture may still be discernible through the ~huffling.
The method adopted is to continuously increment an off~et to one of the two sequences. Thus the relative difference between the stored and retrieved locations is very different from one store/retrieve cycle to the next.
The randoming 'SEED' for this encryption is the initial starting off~et to the alternate sequence.
There are typically 32 lines accessed through 2 WO91/14~1 PCT/GB91/~ ~3 - 11 - 2~77~9 sequences running through 32 offset positions, giving a repetition rate of 2048 lines. Field blank lines are not shuffled, therefore 576 lines per frame become shuffled.
The shuffling sequence will not return to the start of a whole frame until the lowest common denominator of 2048 and 576 = 32 frames. Thus the total shuffling ~equence will only repeat every 32 frames. Every 32 frames the encoder sends a peak white line of video on a video line designated for synchronisation purposes. This synchronises the coder sequence with the encoder. The decoder will cycle round the correct sequence with or without further receipt of thi~
pulse.
Line Shiftinq Line shifting is performed by stopping the storage/retrieval pi~el count during the blanking period in the front/back porches.
Each line pixel count is stopped for up to 20 pi~els at either the beginning of the active video or at the end, depending on the level of the least significant bit of the line shuffling code. If the line was stored with the counter stopped at the beginning and retrieved with the counter stopped at the end, then the displayed line will be left shifted. If the line was stored with the counter stopped at the end and retrieved with the counter stopped at the beginning, then the displayed line will be right shifted.
If storage and retrieval had the count stopped at the same point, then there will be no nett shift at the display. This means that there is twice the probability of no shift, than of a left or right shift.
There is no line shifting during field blank.
As a guide to the various control signals used in the circuit, reference will be made to Figure 3 which actually illustrates details of the decoder but in which the WO91/14~1 PCT/GB91/~ ~3 ~rlrl 6~ 12 -control signals are of course very similar for both coding and decoding.
Frame Control (Figure 3) The FRAME-PEEL (l00) receives the separated Sync signals from the LMl881. It can therefore determine events during the frame period to line resolution. It provides indication of when field blanking requires the decoder to pass incoming video straight through - FBLNK. It also provides the serrated sync filtering on Composite Sync to provide HSYNC for the PLL to lock onto, and the 'LINE' window to test for the peak white line sequence initialisation signal. This results in /LOAD restarting the scrambling sequence whenever the synchronisation pulse occurs.
Line Control The LINE-PEEL (102) is programmed to operate as either a 5/7-bit shift register with pre-set and hold, or as a 5/7-bit binary counter.
The shift register input is derived from the Exclusive-OR of shift register bits 0 and 2. The shift register connected in this fashion produces a pseudo-random sequence of all 32 values except 00. The register is therefore modified to inject the value 00 into the code to provide a full 32 state sequence. The binary counter is connected with its bits in reversed order to provide a non-linear sequence. The line shuffling function is performed by alternately using the two sequences to address the memory. The relationship between the sequences provides the scrambling. The relationship is constantly varied by loading an incrementing offset into the shift register sequence.
The LINE-PEEL is attached to a counter incremented every 32 lines. This counter may be 'SEED-ed' by a DIP
switch gi~ing it a different start position. The counter is WO91/14~1 PCT/GB91/~ ~3 - 13 - 2~77~8~

reloaded by the sequence initialising LOAD signal. The LSB
of this counter is used to select between either the pseudo random shift register sequence or the binary sequence. The shift register is loaded with the remaining counter bits to provide the rotating offset that continuously varies the scrambling sequence.
This process is held during field blank when the incoming video is pasfied directly through.
Pixel Control The PIXEL-PEEL (104) controls the CLOCK and RESET
inputs of a counter used as the least significant RAM
address. the ~AM address is incremented every 4 pixels (32 bits).
The counter is reset at the end of the line.
The counter is fed back into the PEEL enabling it to determine the po~ition of various signals with the line period to a resolution of 4 pixels.
MIDLINE indicates when it is valid to sample the MSB of the digitised video for the 32-frame sequence synchronisation signal.
CLAMP indicates the black level clamping period.
LWNDW provides the composite sync serration mask for e~traction of HS~NC.
The PIgEL-PEEL provides the horizontal shift function by stopping the address counter either at the beginning or end of the line during the blanking period. A
3-bit counter (SC0/l/3) counts off the 5 x 4 pixel delaybefore the address counter is re-enabled. The LSB of the line counter, AB, ~elects the ~tart/end stop position.
Signals requiring the accurate positioning within the line take into account the different count values in left/right shifted line~.
Latch Control A LATCH-PEEL (not shown) is used to co-ordinate W091/14~1 PCT/GB91/~ ~3 2~77 ~8(~ - 14 -the transfer of the 8-bit A/D and D/A data into the 32 bit RAM data. STRB0, STRBl, STRB2, STRB3 clock incoming A/D
samples into the appropriate 8 bit data latch. /~AM~R
enables the outputs of these data latches to provide the data to be written into memory, 4 pixels (32 bits) at a time. During the read phase, 4 pixels (32 bits) are retrieved from RAM and stored in 4 data latches. The same STRBl,2,3,0 signals are used to output enable the latches one at a time to produce the single pixel (8 bit) output stream. During field blanking, the incoming data is passed directly through the latches without being stored in RAM.
In order to provide the same timing relationship between store and retrieve, the /RAMRD signal runs at double time and RAMWR is kept asserted.
DIRECT disables the RAM during field blanking.
Decode Enable The PAL-DeCode senses if the sequence synchronising pulse occurs within a 64-frame time period.
If it does not occur, it is assumed that the signal is not scrambled, decoding is disabled and the DECODE LED is extinguished. The DECODE switch disables all decoding when in the off position.
This allows automatic compatibility with non-encrypted video.
4~1 PCT/GB91/00~3 - 15 - 2077~8~

Siqnal Definitions - (Fig 3) The following gives definitions of signal names that help in the understanding of circuit operation. The following signals are grouped according to the originating PLD )Programmable Logic Device). It will be appreciated that similar definitions are also applicable to the encoder.

FRAME-PEEL

Siqnal Name : HSYNC
Source : FRAME-PEEL
Defitination : PLL
TvDe : Active HIGH
DescriPtion : Line synchronisation signal extracted from the composite sync input Function : Rising edge is PLL to pi~el count value to lock master PCLR and system timings to incoming video Siqnal Name : PCLK
Source : YCO
Destination : All peels e~cept LINE, A-D converter TYDe : Active HIGH clock DescriPtion : 16 Mhz clock PLL to incoming line sync Function : Provides master sampling and control clock. Most PEELS operate from this clock to provide alignment of control ~ignals.

Si~nal Name : FBLNKS/R
Source : FRAME-PEEL
Destination : LINE32 line counter, LINE-PEEL and latch control.

WO91/14~1 PCT/GB91/~ ~3 ?J~77 589 - 16 -TYDe : Active high DescriPtion : Asserted when in field blank.
Function : Disables the scrambling processes. Stops memory transfers during field blank.
Enables the field blank store output.

Siqnal Name : /LOADS/R
Source : FRAME-PEEL
Destination : LINE32 line counter, sequence offset counter and LINE-PEEL.
TYPe : Active low.
DescriPtion : Asserted when peak white video occurs on line 16.
Function : Provides sequence synchronisation between Encoder and decoder. Resets the LINE32 count, re-loads the SEED and initialises the LINE-PEEL.

Signal Name : /EVEN
Source : LM1881 Destination : FRAME-PEEL
TvPe : Active low.
DescriPtion : Asserted on even fields. Function : Provides the most significant bit of the line count.

LINE-PEEL

Siqnal Name : S/RAB-S/RA14 Source : LINE-PEEL
Destination : RAM.
TvDe : Store~retrieve address bus.
DescriDtion : 5-bits - 32R RAM, 7-bits 128K RAM. Counts through pseudo random sequence W091/14~1 PCT/GB91/~ ~3 ~'7~8~J

Function : Provides line shuffling addresses for store/retrieval.
Siqnal Name : /LINE~2S/R
Source : LINE32 counter.
Destination : Sequence offset counter and LINE-PEEL
T~De : Active LOW.
Descri~tion : Asserted every 32 lines.
Function : Increments the sequence offset counter.
Loads the sequence offset into the LINE-PEEL.

Siqnal Name : TAPS/R
Source : Sequence offset counter.
Destination : LINE-PEEL
TYDe : Active High.
DescriDtion : Asserted on alternate 32 lines.
Function : Selects between either SREG or binary addressing ~equence.

PI~EL-PEEL

Si~nal Name : /MIDLINE
Source : PI~EL-PEEL
Destination : FRAME-PEEL
TYDe : Active Low.
DescriPtion : Asserted during the active video portion of the line.
Function : Provides the frame PEEL with a window to sample line 16 to produce the LOAD
sequence initiali~ation signal.

Siqnal Name : /CLAMP
Source : PIXEL-PEEL

WO91/14~1 PCT/GB91/~ ~3 ~o~7 ~89 - 18 -Destination : Black level clamping circuitry.
TY~e : Active Low.
DescriPtion : Asserted during black level horizontal back porch.
Function : Allows the clamping circuitry to set the video signal black level to a set reference.

Siqnal Name : /LWNDW
Source : PIXEL-PEEL
Destination : FRAME-PEEL
TYDe : Active Low.
Descri~tion : Asserted when the incoming line sync is expected.
Function : Masks out serrated syncs.

Sisnal Name : /HOLDS/R
Source : PIgEL-PEEL
Destination : Internal Signal TYDe : Active Low.
De~criDtion : A~erted at the beginning or end of the line depending on the state of tbe LSbit of the line sequence.
Function : Stops the pi~el count address counter clock.
This provides the horizontal shift encoding.

Sisnal Name : SC0,1,2S/R
Source : PI~EL-PEEII
Destination : Internal signal T~De : Active high count.
DescriDtion : Counts from 9-4 when HOLD is asserted.
Function : Provides a 5 ~ 4 pixel count for horizontal line shift delay. Hold is relea~ed when W091/14~1 PCT/GB91/~ ~3 - 19 ~2~768~

the counter reaches 4.
Siqnal Name : /4PCLK
Source : PI~EL-PEEL
Destination RAM address counter TYDe : Active Low clock.
DescriPtion : Asserted every 4 pixels when hold is not asserted.
Function : Increments least significant address counter.

Siqnal Name : EDL
Source : PI~EL-PEEL
Destination : FRAME-PEEL, LINE-PEEL, LINE32 counter, PLL
Pi~el counter.
TvDe : Active high.
Des~riDtion : As6erted for 4 pixels at the end of a line.
Function : Used on all line dependent functions.
Increments the line32 counter, strobes FBLNK, counts through the line se~uence and is compared with HS~NC in the PLL.

LATCH-PEEL

Siqnal Name : /RAMRD
Source : LATCH-PEEL.
Destination : Latches the retrieved RAM data.
TvDe : Active Low DescriDtion : Asserted on the retrieve memory phase.
Afi~erted on alternate pi~el~ during field blank.
Function : Latches the retrieved data out of the RAM.
Runs double time during field blank to give correct timing when samples are passed straight through.

WO91/14~1 PCT/GB91/~ ~3 2~77S89 - 20 -Siqnal Name : /RAMWR
Source : LATCH-PEEL
Destination : RAM and store latches TYPe : Active low.
DescriPtion : Asserted during the store memory phase.
Low during field blanking.
Function : Enables the write latch outputs and enables the RAM for write.

Sisnal Name : /STRB01,2,3 Source : LATCH-PEEL
Destination : Read/write latches, PI~EL-PEEL.
TY~e : Active Low.
DescriPtion : Walking bit pattern. Four phase sequence.
Function : Strobes write data into the write latches and enables the outputs of the READ
latche~. 8TRB9 is used as the 4-pi~el count enable. All timings become aligned to STRB0.

Siqnal Name : /DIRECT
Sour~e : LATCH-PEEL
Destination : RAM
~Ye~ : Active High.
DescriPtion : Asserted during field blank (/MI~) and aligned with 4PCLK.
Function : Disable~ RAM during DIRECT feeding of input to output during field blanking.

W091/14~1 PCT/GB91/~ ~3 2~77689 RAM CONTROL

Sianal Name : /LOCS
Source : RAM - Control PEEL
De~tination : Low RAM buffer.
TY~e : Active low.
De~criDtion : Asserted during a store/retrieve access to the ~OW bank of RAM.
Function : Enables the low RAM.

Siqnal Name : /HICS
Source : RAM-Control PEEL.
Destination : High RAM buffer.
TYDe : Active low.
DescriPtion : Asserted during a store/retrieval access to the High bank or RAM.
Function : Enables the hiah RAM.

Siqnal Name : /BLCS
Source : RAM-Control PEEL
Destination : Blank RAM buffer ~yp~ : Active low DescriPtion : Asserted during a store~retrieval access to the BLANK ban~ of RA~.
Function : Enables the BLAN~ RAM.

Claims (15)

WHAT IS CLAIMED:
1. Apparatus for encrypting or decrypting a signal comprising a series of values or groups of values, comprising a memory having a predetermined number of storage locations or groups of locations;
means for reading output values or groups of output values from, and writing new input values or groups of input values into, each of said locations or groups of locations in a first predetermined order until the said predetermined number is reached, and further for reading out values or groups ofoutput values from, and writing new input values or groups of values into, each of said locations or groups of locations in a second predetermined order until the said predetermined number is reached;
and control means for causing the reading and writing operations to be repeated alternately in the two said predetermined orders.
2. Apparatus according to claim 1, in which the signal comprises a digitised video signal, whereby the apparatus can be used to shuffle or unshuffle the lines of a television picture.
3. A video encryption system according to claim 1 or claim 2 in which one of the said orders is sequential and the other is random or pseudo-random.
4. A video encryption system according to claim 2 further comprising means for shifting the lines by a small percentage horizontally.
5. A system according to claim 1 in which a storage location or group of locations provides a buffer of at least 32 lines of 1024 bytes each.
6. A system according to claim 2 in which a further level of encryption is applied to the line shuffling by continuously incrementing an offset to one of the said ordering sequences, so that the relative difference between the stored and retrieved locations is different from one storage/retrieval cycle to the next.
7. A system according to claim 6 in which the said offset is varied in accordance with a further random or pseudo-random sequence.
8. A system according to claim 3 in which the, or each, random sequence is generated by means of a "seed" supplied to a random number generator, which is changed periodically to generate different sequences.
9. A system according to claim 6 in which 32 lines are accessed through 2 sequences having 32 different offset positions.
10. A system according to claim 2 in which the lines are shifted horizontally by stopping an associated pixel count for a preset number of pixelseither at the beginning or the end of the active video signal, whereby, if a lines is stored with the counter stopped by the beginning and retrieved with the counter stopped at the end, the displayed line is left shifted, and alternatively, if the line is stored with the counter stopped at the end and retrieved with the counter stopped at the beginning, the line is right shifted.
11. A method of encrypting or decrypting a signal comprising a series of values or groups of values, using a predetermined number of storage locationsor groups of locations in a block of memory, the method comprising the steps of:
a) reading output values or groups of output values from, and writing new input values or groups of input values into, each of said locations or groups of locations in a first predetermined order until the said predetermined number is reached;
b) reading output values or groups of output values from, and writing new input values or groups of values into, each of said locations or groups of locations in a second predetermined order until the said predeterminednumber is reached; and c) subsequently repeating steps a) and b) alternately.
12. A method according to claim 11 in which one of the said predetermined orders is sequential whilst the other is random or pseudo-random.
13. A method according to claim 11 in which the said predetermined orders comprise two different random or pseudo-random sequences.
14. A method according to claim 12 in which the signal comprises a series of groups of values in which each group represents a line of video information.
15. A method according to claim 14 in which the predetermined number of groups of locations is 32, whereby the encryption/decryption process results in the video signal being "shuffled" or unshuffled in batches of 32 lines.
CA002077689A 1990-03-05 1991-03-05 Television scrambler Expired - Fee Related CA2077689C (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB9004901.6 1990-03-05
GB909004901A GB9004901D0 (en) 1990-03-05 1990-03-05 Television scrambler

Publications (2)

Publication Number Publication Date
CA2077689A1 CA2077689A1 (en) 1991-09-06
CA2077689C true CA2077689C (en) 1995-08-29

Family

ID=10672024

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002077689A Expired - Fee Related CA2077689C (en) 1990-03-05 1991-03-05 Television scrambler

Country Status (13)

Country Link
US (1) US5335275A (en)
EP (1) EP0518957B1 (en)
AT (1) ATE146325T1 (en)
AU (1) AU652931B2 (en)
CA (1) CA2077689C (en)
DE (1) DE69123572T2 (en)
DK (1) DK0518957T3 (en)
ES (1) ES2096647T3 (en)
FI (1) FI923959A (en)
GB (1) GB9004901D0 (en)
GR (1) GR3022775T3 (en)
NO (1) NO180770C (en)
WO (1) WO1991014341A1 (en)

Families Citing this family (59)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
MY108367A (en) * 1991-09-30 1996-09-30 Thomson Consumer Electronics S A Method and apparatus for secure transmisson of video signals.
JPH06133269A (en) * 1992-09-02 1994-05-13 Pioneer Electron Corp Video signal recording and reproducing device
FI92542C (en) * 1992-10-30 1994-11-25 Salon Televisiotehdas Oy Procedure and system for encoding a video image
FI92541C (en) * 1992-10-30 1994-11-25 Salon Televisiotehdas Oy Video image encryption method and system
US5546461A (en) * 1993-04-09 1996-08-13 Matsushita Electric Industrial Co., Ltd. Scramble system for use in digital video signal recording and reproducing system or transmission and receiving system, comprising scramble apparatus and descramble apparatus
FR2716597B1 (en) * 1994-02-21 1996-06-14 Visiorep Sarl Encryption and access control system for subscribers to multi-level television and video services.
US6021307A (en) 1994-04-07 2000-02-01 Chan; Hark C. Information distribution and processing system
US6473860B1 (en) 1994-04-07 2002-10-29 Hark C. Chan Information distribution and processing system
US6188869B1 (en) 1994-04-07 2001-02-13 Hark C. Chan Information distribution and processing system
US7991347B1 (en) 1994-04-07 2011-08-02 Data Innovation Llc System and method for accessing set of digital data at a remote site
FR2718915B1 (en) * 1994-04-19 1996-05-15 Thomson Csf Timing method and device for processing video signals on transmission.
US6314574B1 (en) 1994-06-08 2001-11-06 Hark Chan Information distribution system
US6289200B1 (en) 1994-07-25 2001-09-11 Hark C. Chan Information distribution system which intermittaly transmits radio frequency signal digital data
US7181758B1 (en) 1994-07-25 2007-02-20 Data Innovation, L.L.C. Information distribution and processing system
JPH08263438A (en) 1994-11-23 1996-10-11 Xerox Corp Distribution and use control system of digital work and access control method to digital work
US6963859B2 (en) 1994-11-23 2005-11-08 Contentguard Holdings, Inc. Content rendering repository
KR100411519B1 (en) * 1996-11-06 2004-03-19 엘지이노텍 주식회사 Method and apparatus for controlling offset
US6233684B1 (en) * 1997-02-28 2001-05-15 Contenaguard Holdings, Inc. System for controlling the distribution and use of rendered digital works through watermaking
US6535687B1 (en) 1999-07-23 2003-03-18 Sarnoff Corporation Method and system for deterring electronic video piracy through image rearrangement
US7743259B2 (en) * 2000-08-28 2010-06-22 Contentguard Holdings, Inc. System and method for digital rights management using a standard rendering engine
US7913095B2 (en) 2000-08-28 2011-03-22 Contentguard Holdings, Inc. Method and apparatus for providing a specific user interface in a system for managing content
US7343324B2 (en) 2000-11-03 2008-03-11 Contentguard Holdings Inc. Method, system, and computer readable medium for automatically publishing content
FR2818075B1 (en) * 2000-12-13 2003-02-07 Telediffusion De France Tdf METHOD FOR BROADCASTING FRAMED FRAME ELECTRONIC IMAGE SIGNALS
US6912294B2 (en) * 2000-12-29 2005-06-28 Contentguard Holdings, Inc. Multi-stage watermarking process and system
US8069116B2 (en) 2001-01-17 2011-11-29 Contentguard Holdings, Inc. System and method for supplying and managing usage rights associated with an item repository
US7028009B2 (en) * 2001-01-17 2006-04-11 Contentguardiholdings, Inc. Method and apparatus for distributing enforceable property rights
US7774279B2 (en) 2001-05-31 2010-08-10 Contentguard Holdings, Inc. Rights offering and granting
US6754642B2 (en) * 2001-05-31 2004-06-22 Contentguard Holdings, Inc. Method and apparatus for dynamically assigning usage rights to digital works
US20040039704A1 (en) * 2001-01-17 2004-02-26 Contentguard Holdings, Inc. System and method for supplying and managing usage rights of users and suppliers of items
US6829628B2 (en) * 2001-05-02 2004-12-07 Portalplayer, Inc. Random number generation method and system
US7725401B2 (en) 2001-05-31 2010-05-25 Contentguard Holdings, Inc. Method and apparatus for establishing usage rights for digital content to be created in the future
US8099364B2 (en) 2001-05-31 2012-01-17 Contentguard Holdings, Inc. Digital rights management of content when content is a future live event
US6895503B2 (en) 2001-05-31 2005-05-17 Contentguard Holdings, Inc. Method and apparatus for hierarchical assignment of rights to documents and documents having such rights
US6876984B2 (en) 2001-05-31 2005-04-05 Contentguard Holdings, Inc. Method and apparatus for establishing usage rights for digital content to be created in the future
US8275716B2 (en) 2001-05-31 2012-09-25 Contentguard Holdings, Inc. Method and system for subscription digital rights management
US8001053B2 (en) 2001-05-31 2011-08-16 Contentguard Holdings, Inc. System and method for rights offering and granting using shared state variables
US8275709B2 (en) 2001-05-31 2012-09-25 Contentguard Holdings, Inc. Digital rights management of content when content is a future live event
BR0210930A (en) 2001-06-07 2005-05-03 Contentguard Holdings Inc Method and apparatus for supporting multiple trust zones in a digital rights management system
EP1393230A4 (en) * 2001-06-07 2004-07-07 Contentguard Holdings Inc Method and apparatus managing the transfer of rights
US7774280B2 (en) 2001-06-07 2010-08-10 Contentguard Holdings, Inc. System and method for managing transfer of rights using shared state variables
US7840488B2 (en) * 2001-11-20 2010-11-23 Contentguard Holdings, Inc. System and method for granting access to an item or permission to use an item based on configurable conditions
US7558759B2 (en) * 2001-11-20 2009-07-07 Contentguard Holdings, Inc. Systems and methods for creating, manipulating and processing rights and contract expressions using tokenized templates
US7974923B2 (en) * 2001-11-20 2011-07-05 Contentguard Holdings, Inc. Extensible rights expression processing system
US7242766B1 (en) * 2001-11-21 2007-07-10 Silicon Image, Inc. Method and system for encrypting and decrypting data using an external agent
US20030229593A1 (en) * 2002-03-14 2003-12-11 Michael Raley Rights expression profile system and method
KR20040101312A (en) * 2002-03-14 2004-12-02 콘텐트가드 홀딩즈 인코포레이티드 System and method for exprssing usage rights using modulated signals
US7805371B2 (en) * 2002-03-14 2010-09-28 Contentguard Holdings, Inc. Rights expression profile system and method
AU2003232016A1 (en) * 2002-04-29 2003-11-17 Contentguard Holdings, Inc. Rights management system using legality expression language
US7685642B2 (en) * 2003-06-26 2010-03-23 Contentguard Holdings, Inc. System and method for controlling rights expressions by stakeholders of an item
US20050097593A1 (en) * 2003-11-05 2005-05-05 Michael Raley System, method and device for selected content distribution
US20060107326A1 (en) * 2004-11-12 2006-05-18 Demartini Thomas Method, system, and device for verifying authorized issuance of a rights expression
US20060106726A1 (en) * 2004-11-18 2006-05-18 Contentguard Holdings, Inc. Method, system, and device for license-centric content consumption
US8660961B2 (en) * 2004-11-18 2014-02-25 Contentguard Holdings, Inc. Method, system, and device for license-centric content consumption
US20060112015A1 (en) * 2004-11-24 2006-05-25 Contentguard Holdings, Inc. Method, system, and device for handling creation of derivative works and for adapting rights to derivative works
US20060248573A1 (en) * 2005-04-28 2006-11-02 Content Guard Holdings, Inc. System and method for developing and using trusted policy based on a social model
KR101322515B1 (en) * 2005-09-29 2013-10-25 콘텐트가드 홀딩즈 인코포레이티드 System and method for digital rights management using advanced copy with issue rights, and managed copy tokens
US7720767B2 (en) * 2005-10-24 2010-05-18 Contentguard Holdings, Inc. Method and system to support dynamic rights and resources sharing
FR2928796B1 (en) * 2008-03-14 2015-03-06 Viaccess Sa METHOD OF SECURING MESSAGES TRANSMITTED BY A TRANSMITTER TERMINAL TO A REMOTE RECEIVER TERMINAL.
US9804826B2 (en) 2014-12-05 2017-10-31 Nvidia Corporation Parallelization of random number generators

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1590379A (en) * 1976-08-12 1981-06-03 Wests Pyro Ltd Process for treating drilling cuttings and mud
GB1590579A (en) * 1977-12-16 1981-06-03 Micro Consultants Ltd Information scrambler system
US4275265A (en) * 1978-10-02 1981-06-23 Wisconsin Alumni Research Foundation Complete substitution permutation enciphering and deciphering circuit
US4563702A (en) * 1983-05-27 1986-01-07 M/A-Com Linkabit, Inc. Video signal scrambling and descrambling systems
FR2561478B1 (en) * 1984-03-16 1987-06-26 Labo Electronique Physique DEVICE FOR DECRYPTING AND DECODING TELEVISION IMAGES CODED ACCORDING TO MAC STANDARDS AND INTERFERED WITH APPLICATION TO CIRCULAR PERMUTATION VIDEO SIGNALS
US4663659A (en) * 1985-10-31 1987-05-05 Rca Corporation Video signal scrambling system employing full line reversal and double burst coding
IL83549A (en) * 1987-08-16 1992-08-18 Yossi Matias Video scrambling apparatus and method based on space filling curves
US4916736A (en) * 1988-06-07 1990-04-10 Macrovision Corporation Method and apparatus for encrypting and decrypting time domain signals

Also Published As

Publication number Publication date
DE69123572D1 (en) 1997-01-23
ATE146325T1 (en) 1996-12-15
DE69123572T2 (en) 1997-04-03
AU652931B2 (en) 1994-09-15
DK0518957T3 (en) 1997-05-12
ES2096647T3 (en) 1997-03-16
WO1991014341A1 (en) 1991-09-19
CA2077689A1 (en) 1991-09-06
FI923959A0 (en) 1992-09-04
FI923959A (en) 1992-09-04
NO923472L (en) 1992-11-05
US5335275A (en) 1994-08-02
NO180770C (en) 1997-06-11
NO923472D0 (en) 1992-09-04
EP0518957B1 (en) 1996-12-11
EP0518957A1 (en) 1992-12-23
GB9004901D0 (en) 1990-05-02
NO180770B (en) 1997-03-03
GR3022775T3 (en) 1997-06-30
AU7489291A (en) 1991-10-10

Similar Documents

Publication Publication Date Title
CA2077689C (en) Television scrambler
EP0606300B1 (en) Apparatus for scrambled transmission of video signals
US3919462A (en) Method and apparatus for scrambling and unscrambling communication signals
AU685542B2 (en) Method and apparatus for scrambling and descrambling of video signals
US5553141A (en) Encryption and decryption (scrambling and unscrambling) of video signals
US4901349A (en) Time dispersal encryption of TV signals
US5161188A (en) Scrambling video by horizontal and vertical time shifting
EP0518129B1 (en) Method and apparatus for enhancing the security of a scrambled television signal
US5003592A (en) Scrambling video by time shifting
US4024576A (en) Method and apparatus for scrambling and unscrambling communication signals
US4604650A (en) Three line video scrambling method
GB2144298A (en) Scrambling multiplexed component video signals

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed
MKLA Lapsed

Effective date: 20010305