CA2124355C - Nonvolative random access memory device - Google Patents

Nonvolative random access memory device Download PDF

Info

Publication number
CA2124355C
CA2124355C CA002124355A CA2124355A CA2124355C CA 2124355 C CA2124355 C CA 2124355C CA 002124355 A CA002124355 A CA 002124355A CA 2124355 A CA2124355 A CA 2124355A CA 2124355 C CA2124355 C CA 2124355C
Authority
CA
Canada
Prior art keywords
region
nvram
charge storage
storage device
cell
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CA002124355A
Other languages
French (fr)
Other versions
CA2124355A1 (en
Inventor
James A. Cooper, Jr.
John W. Palmour
Calvin H. Carter, Jr.
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Purdue Research Foundation
Wolfspeed Inc
Original Assignee
Cree Inc
Purdue Research Foundation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cree Inc, Purdue Research Foundation filed Critical Cree Inc
Publication of CA2124355A1 publication Critical patent/CA2124355A1/en
Application granted granted Critical
Publication of CA2124355C publication Critical patent/CA2124355C/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
    • H01L29/1608—Silicon carbide
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/403—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
    • G11C11/404—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh with one charge-transfer gate, e.g. MOS transistor, per cell
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/10—DRAM devices comprising bipolar components

Abstract

A random access memory (RAM) cell in silicon carbide having storage times when all bias is removed long enough to be considered nonvolatile, The nonvolatile random access memory (NVRAM) cell comprises a bit line, a charge storage device in silicon carbide, and a transistor in silicon carbide connecting the charge storage device to the bit line. The bipolar NVRAM cell has a bipolar transistor with a base region, an emitter region, and a floating collector region, wherein the charge storage device in the bipolar NVRAM is a p-n junction adjacent the floating collector region of the cell. The metal-oxide-semiconductor (MOS) NVRAM has a MOS field effect transistor (MOSFET) with a channel region, a source region, and a drain region, wherein the charge storage device in the MOS NVRAM is a MOS capacitor adjacent the drain region of the MOSFET,

Description

Field of the Invention This invention generally relates to semiconductor memories and more particularly to a nonvolatile random access memory formed in a wide band gap semiconductor, each cell of which comprises a transistor and a charge storage device.
Background of the Invention In general, semiconductor memories may be divided into three classes: random-access memories (RAM's), read-only memories (ROM's), and programmable read-only memories (PROM's). RAM's are used to store large volumes of data which must be read and written at high speeds. ROM's may not be electrically written:
they store data which may be read at high speeds but not changed by the system during operation. PROM's may be erased and reprogrammed, but only at very slow rates, so that reprogramming is not feasible during system operation. In effect, PROM's may be regarded as ROM's which may be programmed once (or at most a few times) by the user.
There are two important operating char~:~teristics which describe semiconductor memories:
(i) volatility, and (ii) writability. Volatility refers to the time period over which a memory will store data. A memory is said to be nonvolatile if the data is retained for a useful period of time after power is removed. Both ROM's and PROM's are ~'.~1 X , ncr_volati' e. Writability refexs to the abil ity oz t:'~e nenc=-y to b a wry. t ~.en wi th ne~u dot a a t high spe eds by the system during operation, i.e., the ability to store data which is the result of calculaticns perforrled by .he system cr new data to be processed by the system.
'_n tris sense, n_AM' s are writabie, but ROM s are :.ct .
Thus, _cP~i~ s offer writabil ity, but net nor_volatiiity. RDM's are nonvolatile, out olio 1C n~crwari cable .
A.~othe:: memory alternative is t:ze dynamic random a~=cess memories, or DRA~~'s, which: are widely used in mcdern digita~ computing systems .or high-spe d data storage and retrieval. In a DRAM, the data IS storage is said to be "dynamic," because data is retained only ror a relatively short time, ~ypical~y on the order of a few seconds at room temperature. ~he basic DRAM eel consists ~af~ aI2 aCCeSB tra_~sistGr arid a storage capacitor. An example of such a memory cell 20 may be seen ir_ U.S. Patent 4,163,243 oy Kamins et al.
entit_ed "One-Tr31'lSlStor Memo=r CeII With f_~ta~zced Capacitance." Data is written inLO the cell by turr.~_zg on the access transistor so that the potential applied to the bit line is connected d=rectly to the storage 25 capacitor.- when the access transistor is turned off, the storage capacitor remains charged to the potential of the bit 1 i::e a~til urwa~aed leakage currents slowly discharge it. See articles by Sander et al. entitled ~?:.gh Density Memor=es, Institute for Electronic and 30 Elec=rical Engineers lrternational ~:iEEE~ So_id-State Circuits Corf?rence, Digest of _echrical Papers, pp.
ls3-83, 196, and by Antipov entitled Proposed ?rocess Modificac::ons for Dy.~arnic Bipolar Memory to Reduce Bsnitzer-case Leakage Current, I3EE Tra nsactions on 35 Electron Devices, ~~ol. ED-27, No. 8, pp. 1049-5~, 1980.
The "storage time" ef a DRAM cell is an important parameter of the cell. Since the data decays, ~ha memory controller must periodically read 0.nd~rewrite the contents of each cell in the array, a SUBSTITUTE S~"w~' VZC ~ ~ UM = J=:Y.~ -III E~CHk.~, jib ~... . . _.r. '~ 1 1;: ''.=_' _ . .~ ; , i U4 .3~4 '_'U 1~- +.~ ;~ ii9 ''~3:j94-~fi~ : i# fi ~rocess referred to as ~re=resh.'~ ~r~ example of art recognizing tre need wor "re=resh'~ wit~~ silicor_ devices may be seen in LT.S. Patent 4,164,751 by Tasc, ur.
e::cytled "High Capacity Dyaam~c RAM CeZI°. Typical refres2 rates in modern systems are around 1 kiloHertz (kHz), requiring storage times greater than about 20 milliseconds (ms). In spite of the system overhead imposed by the refresh requirement, DRAM's are widely used because of their simplicity and small cell size.
For DRAM configurations described above, see articles by Quinn et al. entitled High Density Memories, IEEE
International Solid-State Conference, 1978, and by Sunami entitled Cell Structures for Future DRAM's, IEEE
IEDM, pp. 694-97, 1985. DRAM's also have the added advantage of dissipating almost no static power while storing data.
The advantages of DRAM's are best appreciated in comparison to programmable read-only memories (PROM's). PROM's are nonvolatile, but may not be electrically written during operation, that is, they do not have writability. PROM's typically store data by transferring charge to a region isolated by a large potential barrier. This region typically takes the form of either a floating gate surrounded by an insulating barrier of silicon dioxide in a metal-oxide-semiconductor field-effect transistor (MOSFET) geometry. Charge is transferred to and from the floating gate by avalanche injection of electrons over or tunneling through the potential barrier of the oxide at high electric fields. Because the potential barrier is very large, leakage is negligible at normal operating temperatures, and storage is nonvolatile.
Electrical readout of the stored data is accomplished by detecting the current in the underlying MOSFET: in effect, the floating gate shifts the threshold voltage of the MOSFET, altering the current.
Reading is therefore very fast. There are a great variety of similar structures, all operating on a similar basic principle. See text in publication by Sze entitled "Nonvolatile Memory Devices", Physics of Semiconductor Devices, pp. 496-506, John Wiley & Sons, /C~

Inc., New York, 198. For example, some devices store charge in deep traps wi.ti:in a special dual-dielectric insulator, rather Char. or_ an electrode. Examp_es incluae the MNOS (mesa''i-nitride-oxide-semiconductor) memory and the doped-interface dual-dielectric storage cell ;where charge is stored on a sub-monolayer of metal atoms deposited at to dielectric interface).
Unfortunately, all these memories suffer from 1o two important drawbacks. rirst, as a_ready po;nted cut, writing data i:.to the memory is very slow itypical ly one-tent: of a mil lisecond for aach cell) .
5ecor_d, all thB52 devices am subject to a "wearout"
maC~l3T~ Sm, 1-'i vVI:lC t h~ Cell ~ 3 opera~'~~n rec~.lrcyeS of ~2r about 1Gfi - 1G~ write onerati ors . '_f the rnemcry is or_ly reprogrammed a few t~;nes, this wear;.ut n:e~~lanism does rot present any 3ifficulties. Ar:y attempt, however, to use this type of cell as a read/write memory wcu?d quickly exceed t'~e wearout limit of the dielectric, since 1G6 writing operations may tyFically take puce in ~~ust a few seconds in a high-speed comput_ng system.
These properties are Summarized for t~e three nemory types in the table below. This table demonstrates that no existing semiconductor memory presently exists that is bv~ch r_onvolatile and writable during operation.
RAM's RCM's PRAM's Nonvolatile? NO ~ YES YES

writable Durinsc YES NO NO

3~ Opera=ion?

t~iest o' the DRAM developmer_t during .. a past decade has been in silicon. Various d~velopments in pride bardgap materials have only recently been undertaken =er othar semicond~actor dev_=es. An example cf such a development for field-effect-transistors and SUBSTITUTE ~~~~~~

_. i : Ut~ : ~t uy3,5'f _cl ! -I--, +-!~J by '?a3:394.3.65 : rt t ~J
~(:~.Wh\:~Y,.~~;~y - __ :._ __ -_. .~_ _,....__. _ . .

mEtal-insulx~or-sem:;.conductor capacitors in silicon carbz~e may be aee:~ in the article entitled "ugh-~T~mr~erature De~let~ia~-Mode Metal-Cxide-Semicond~:ctor Field-Effec~-Trarz9istors 1n Seta-SiC ?'hi.~ Films" by Palmcur, eL a2., Applied rhysics Let~.er, 14 ~ecem:oeY
1987, pp. X028-2030 ar_d in LT.S. ?ate:lt 4, 875: 083 by Pal-nour ar.t-sled "Metal-_nsu?atar-Semiconductor Capacitor Fcrr~ed On Silicon Car~ide" respeccy-Je:y.
Also, there ~:ave recently been atte;npCs at develening ore-transi sto= DRAM cell s in se~aiconductor :~aterial with a bandaag wider than silicon, suc?-~ as gallium arser.=de WO 93/11540 - °CT/US92/10210 -5-' (GaAs). Recently, it has been demonstrated that 4-6 hoLr storage times in GaAs are feasible at room temperature. Such long storage times are the result of the higher bandgap (1.42 electron volts (eV)) of GaAs as compared to silicon (1.12 eV).
Unfortunately, GaAs devices are not able to retain memory more than the 4-6 hour time without refresh because the charge is slowly dissipated due in part to the thermally generated leakage current in GaAs over this time period. Also, GaAs devices are dominated by leakage currents at the exposed sidewalls because no native oxide exists for the GaAs structure (i.e., GaAs lacks passivation capability). This surface leakage reduces the storage time of the GaAs devices.
Thus, there presently exist no DRAM's for which memory storage without refresh may be maintained indefinitely.
Summary of the Invention Therefore, the present invention provides a semiconductor memory device that is both writable and nonvolatile, a semiconductor memory device that is not subject to cell degradation after a high number of write operations to the cell, and a semiconductor memory device with increased storage time by using a wide-bandgap semiconductor, where leakage currents are inherently low.
The present invention provides these features and advantages with a nonvolatile random access memory (NVRAM) cell that has two structural configurations, bipolar and metal-oxide-semiconductor (MOS). The bipolar NVRAM cell has a first region of silicon carbide with a first conductivity type. A second region of silicon carbide is layered upon the first region defining a floating collector region and has an opposite conductivity type from the first region. A
third region of silicon carbide is layered upon the second region defining a base region and has a same conductivity type as the first region. A fourth region of silicon carbide is layered upon the third region and has a same conductivity type as the second region. The first region and the floating collector region form a charge storage device, and the floating s collector, base, and emitter regions together form a bipolar transistor.
The metal-oxide-semiconductor (MOS) NVRAM cell has a first conductivity type first region of silicon carbide. An opposite conductivity type second region of silicon carbide is formed in the first region for defining a source region. A third region of silicon carbide of the same conductivity type o as the second region is also formed in the first region and separated from the second region for defining a drain region. An insulating layer is placed on the source region, the drain region, and the first region therebetween. A gate layer is placed on the insulating layer between the source and the drain regions for defining a channel region in the first region between the source ~ 5 and the drain when a positive bias is applied to the gate layer, so that the source, the channel, and the drain regions together define a metal-oxide-semiconductor field effect transistor (MOSFET). A conductive layer is placed on the insulating layer above the drain region for defining a MOS capacitor.
In accordance with an aspect of the invention a nonvolatile random 2o access memory (NVRAM) device capable of memory storage for substantially indefinite periods even in the absence of refresh, said NVRAM device comprises, in combination:
(a) a bit line for writing information to storage when a potential is applied thereto;
25 (b) means for storing charge; and (c) a transistor connecting said charge storage means to said bit line;
wherein:
(d) said transistor is formed in a semiconductor with a bandgap 3o greater than 1.4 electron volts (eV) at room temperature, and wherein said wide bandgap semiconductor has oxide passivation capability.
In accordance with another aspect of the invention a nonvolatile random access memory (NVRAM) cell capable of memory storage for i ~ 6a substantially indefinite periods even in the absence of refresh, said NVRAM
cell comprises, in combination:
(a) a bipolar transistor having a base region, an emitter region, and a floating collector region;
s (b) a charge storage device; and (c) a bit line connected to said emitter region of said bipolar transistor for writing data to and reading data from said. NVRAM cell;
wherein:
(d) said transistor and said charge storage device are formed in ~o silicon carbide; and (e) said charge storage device is formed from said floating collector region of said bipolar transistor.
In accordance with a further aspect of the invention a random access memory cell capable of memory storage for substantially extended periods even in the absence of refresh, said cell comprises, in combination:
(a) a metal-oxide semiconductor field effect transistor (MOSFET) having a gate, a channel region, and a source region;
(b) a charge storage device; and (c) a bit line connected to said source region of said MOSFET for 2o reading data from and writing data to said cell;
wherein:
(d) said MOSFET and said charge storage device are formed in silicon carbide; and (e) said charge storage device comprises a conductive contact 25 layer subject to a positive voltage, said conductive contact layer being in sufficiently close proximity to said gate of said MOSFET to provide a continuous inversion layer along the surface of said silicon carbide between said gate and said conductive contact layer.
In accordance with another aspect of the invention a method of storing so bit or word data in nonvolatile fashion in a random access memory (RAM) cell capable of memory storage for substantially indefinite periods even in the absence of refresh, the method wherein the improvement comprises:
(a) biasing a base region of a wide bandgap semiconductor transistor to a floating collector region to encourage a flow of carriers from 6b said floating collector region to said base region so that an electrical charge will form in a charge storage device adjacent said floating collector region under such bias and will retain stored charge when such bias is removed.
In accordance with a further aspect of the invention a method of storing bit or word data in nonvolatile fashion in a random access memory (RAM) cell capable of memory storage for substantially indefinite periods even in the absence of refresh, the method wherein the improvement comprises:
(a) biasing a gate layer of a wide bandgap metal-oxide-semiconductor field effect transistor having a bandgap of greater that 1.4 1o electron volts at room temperature and having oxide passivation capability to thereby encourage a flow of carriers from a drain region through a channel region to a source region so that an electrical charge will fan in a charge storage device adjacent said drain region tinder the bias, and said charge storage device will retain the electrical charge when the bias is removed.
In accordance with a another aspect of the invention a nonvolatile random access memory (NVRAM) device having memory storage for substantially indefinite periods of time even in the absence of refresh, said NVRAM device comprises:
(a) a bit line for writing information to storage when a potential is applied thereto;
(b) means for storing a charge; and (c) a bipolar transistor connecting said charge storage means to said bit line;
wherein:
(d) said charge storage means is formed of a wide bandgap semiconductor material having a bandgap greater than 1.4 electron volts at room temperature; and (e) said bipolar transistor is formed of a wide bandgap 3o semiconductor material having a bandgap greater than 1.4 electron volts at room temperature so that the NVRAM device stores the charge for substantially indefinite periods of time even in the absence of refresh.
In accordance with another further aspect of the invention a nonvolatile random access memory (NVRAM) device having memory storage for i 6c substantially indefinite periods Of time even in the absence of refresh, said NVRAM device comprises:
(a) a bit line for writing information to storage when a potential is applied thereto;
(b) means for storing a charge;
(c) a transistor connecting said charge storage means to said bit line;
wherein:
(d) said transistor is formed of a wide-bandgap semiconductor material having a bandgap greater than 1.4 electron volts at room temperature so that the NVRAM device stores a charge for substantially indefinite periods of time even in the absence of refresh.
In accordance with another aspect of the invention a nonvolatile random access memory (NVRAM) cell capable of memory storage for substantially indefinite periods even in the absence of refresh, said NVRAM
cell comprises, in combination:
(a) a bipolar transistor having a base region, an emitter region, and a floating collector region;
(b) a charge storage device; and 20 (c) a bit line connected to said emitter region of said bipolar transistor for writing data to and reading data from said NVRAM cell;
wherein:;
(d) said transistor and said charge storage device are formed in a wide bandgap semiconductor material having a bandgap greater than 1.4 2s electron volts at room temperature; and (e) said charge storage device is formed from said floating collector region of said bipolar transistor.
In accordance with a further aspect of the invention a nonvolatile random access memory (NVRAM) cell capable of memory storage for 3o substantially indefinite periods even in the absence of refresh, said NVRAM
cell comprises, in combination:
(a) a metal-oxide semiconductor field effect transistor (MOSFET) having a gate, a channel region comprises a recessed etch, a source region, and a drain region extending from the channel region to the edge of the cell;

i 6d (b) a charge storage device; and (c) a bit line connected to said source region of said MOSFET for reading data from and writing data to said NVRAM cell;
wherein:
(d) said MOSFET and said charge storage device are formed in a wide bandgap semiconductor material having a bandgap greater than 1.4 electron volts at room temperature; and (e) said charge storage device is formed in said drain region of said MOSFET.
Brief Description of Drawings Figures 1 (a)-1 (c) schematically illustrate the bipolar nonvolatile random access memory (NVRAM) cell structure according to the present invention;
Figures 2(a)-2(d) schematically illustrate the band diagrams of the n-p-~s n bipolar NVRAM cell according to the present invention;
Figures 3(a) and 3(b) graphically illustrate the recovery time versus temperature for three different size SiC samples;

WO 93/11540 ~ ~ ~ ~ ~ PCT/US92/10210 Figure 4 graphically illustrates writing of the bipolar NVRAM cell according to the present invention;
Figures 5(a)-5(d) schematically illustrate the nonvolatile MOS random access memory cell according to the present invention;
Figure 6 graphically illustrates the capacitance-voltage (C-V) curve of a p-type silicon carbide MOS capacitor as measured by a mercury (Hg) l0 probe;
Figures 7(a)-7(c) graphically illustrate the current-voltage characteristics of an enhancement-mode n-channel 6H-SiC MOSFET with improved transfer characteristics according to the present invention: and Figure 8 graphically illustrates the capacitance-time (C-t) transients obtained at 159°
Celsius for 6H-SiC n-p-n storage capacitors.
Detailed Description The present invention now will be described more fully hereinafter with reference to the accompanying drawings in which a preferred embodiment of the invention is shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiment set forth herein: rather, this embodiment is provided so that this disclosure will be thorough and complete and will fully convey the scope of the invention to those skilled in the art. Like numbers refer to like elements throughout.
Although the excellent properties of SiC have been known for many years, the use of SiC as a semiconductor has been very limited, primarily due to problems with crystal quality and size. Major breakthroughs in technology have recently been made for the production of commercially viable semiconductor devices from SiC. See U.S. Patent 4,912,064 entitled Homoepitaxial Growth of Alpha-SiC Thin Films and ~1243~5 -8-Semiconductor Devices Fabricated Thereon, by Kong et al., U.S. Patent 4,981,551 entitled Dry Etching of Silicon Carbide, by Palmour, U.S. Patent 4,866,005 entitled Sublimation of Silicon Carbide to Produce Large, Device Quality Single Crystals of Silicon Carbide, by Davis et al., U.S. Patent 4,947,218 entitled P-N Junction Diodes in Silicon Carbide, by Edmond et al., U.S. Patent 4,912,063 entitled Growth of Beta-SiC Thin Films and Semiconductor Devices Fabricated Thereon, by Davis et al., and U.S. Patent 4,875,083 entitled Metal-Insulator-Semiconductor Capacitor Formed on Silicon Carbide, by Palmour illustrating such advances in the SiC technology.
Referring now to Figure 1(a), the basic bipolar NVRAM cell structure 18 consists of four regions of alternating doping type silicon carbide upon a p-type 6H-SiC substrate 24. A p-type first region 26 of SiC is formed on the substrate 24. The substrate 24 has a first ohmic contact 22 to a ground potential 20.
The first ohmic contact 22 is preferably an aluminum alloy for p-type SiC substrates and nickel (Ni) for n-type SiC substrates. A first layer 28 of undoped SiC
is formed on the p-type first region 26 for reducing leakage currents flowing from the p-type first region 26. An n-type second region 30 of SiC is formed on the p-type first region 26 to define a floating collector region of a bipolar transistor generally shown at 48.
A second layer 32 of undoped SiC is formed on the n-type second region 30 also for reducing leakage currents flowing from the second region 30. A p-type third region 34 of SiC is then formed on the second layer 32 of undoped SiC to define a base region of the bipolar transistor 48. An n-type fourth region 36 of SiC is formed on the third region 34 to define an emitter region of the bipolar transistor 48. This four region structure 18 may be viewed as an n-p-n bipolar transistor 48 with a floating collector 30, where the r T _ T._._. ..... _ 2f~~3~5 _g_ floating collector 30 is capacitively connected to ground through a reverse-biased p-n-p junction capacitor generally shown at 46. The exposed sidewalls of the four region structure and the exposed surface of the substrate 24 are layered with a layer 33 of silicon dioxide (Si02) to reduce leakage currents from these areas. A second ohmic contact 38, preferably Ni, is made on the emitter region 36 to connect a bit line 40 of an array of memory cells for writing information to storage when a potential is applied thereto. A third ohmic contact 42, preferably an aluminum alloy, is made on the base region 34 to connect a word line 44 of an array of memory cells. No electrical contact is made to the n-type floating collector region 30.
Referring now to Figure 1(b), which illustrates the circuit diagram of the corresponding bipolar transistor 48, the NVRAM cell 18 comprises a bit line 40 for writing information to storage when a potential is applied to the line, a storage capacitor 46, and an emitter region 36 of the bipolar transistor 48 electrically connecting the capacitor 46 with the bit line 40. A word line 44 is electrically connected to the base region 34 of the bipolar transistor 48.
The operation of the bipolar DRAM cell may be understood with reference to the band diagrams of Fig. 2. In equilibrium, the Fermi level is flat across the four region structure 18, as shown in Fig. 2(a).
To remove electrons from the n-type floating collector region 30, Fig. 2(b), the base region 34 and the emitter region 36 are taken positive, forward-biasing the collector-base junction and causing electrons to diffuse across the base region 34 into the emitter region 36. There is no steady state current flow, since the n-type floating collector region 30 is isolated by the reverse-biased diode to the p-type first region 26. As a result, electrons flow from the floating collector region 30 only until the collector X124355 -1~-reaches the positive potential of the word line 44. At this point, the collector-base junction is no longer forward biased, and writing is complete.
When the base region 34 and the emitter region 36 are returned to ground, Fig. 2(c), the floating collector regions 30 remains at a positive potential, and is effectively reverse-biased with respect to the p-regions on either side, which are both at ground potential. The floating collector region 30 remains at a positive potential until thermal generation of electron-hole pairs in the depletion regions of the reverse-biased junctions gradually replenish the electrons which were removed. This process is exceedingly slow in a wide-bandgap semiconductor such as SiC. To reinsert electrons, the base region 34 (connected to the word line 44) is taken slightly positive, forward biasing the emitter-base junction and allowing electrons to diffuse across the base region 34 to the floating collector region 30, as shown in Fig. 2(d).
The bipolar NVRAM cell stores data when both the word line 44 and the bit line 40 are at ground potential (parts (a) and (c) of Fig. 2). The implication of this fact is that data is stored with no voltage applied to the semiconductor memory device. As a result, this type of memory is considered nonvolatile to temporary power interruptions, provided these interruptions are short compared to the normal storage time of the cell.
The operation of such a nonvolatile device was confirmed with a configuration essentially the same as that illustrated in Figure 1(a), except using the n-p-n storage capacitor layering, generally shown at i8~, of Figure 1(c). Additionally, and as known to those of ordinary skill in the art, silicon carbide crystallizes in many different variations called polytypes. The NVRAM of the present invention may be formed in a _.___-.t _ T _._ .____.._.

WO 93/11540 ~ .~ ~ ~ ~ PCT/US92/10210 number of these various polytypes including the 3C, 2H, 4H, 6H, and 15R polytypes.
Referring again to Fig. 1(c), the NVRAM cell 18~ is constructed in SiC, and its operation is verified by monitoring the capacitance between the n+
base region 34~ and the n-type substrate 24~. In order to assure that the floating collector region 30~ is at zero bias with respect to the substrate 24~, the cell 18~ is exposed to light for time t < 0, causing the n-p-n junctions of the storage node to become slightly forward biased. The exposure to light is not required for memory performance purposes, but is used to verify sample performance here. At time t = 0, the light is removed and the recombination of excess carriers returns the cell 18~ to its zero-bias equilibrium value.
After several thousand seconds, a positive pulse is applied to the line 40~ causing a sharp decrease in the capacitance of the cell 18~. When the bias is later removed, an exponential capacitance recovery is observed. The storage time of a cell is defined as the time required for the capacitance to return to within 1/e (where a is the base for natural or Napierian logarithms) of its equilibrium value.
Referring now to Figures 3(a) and 3(b), there is graphically illustrated the recovery time (rs) versus temperature for three different size n-p-n SiC storage capacitor cells, as shown in Figure 1(c), having diameters of 38.1 ~,m, 76.2 Vim, and 101.6 Vim. An activation energy, E~, for the generation process is determined from an exponential fit to this data using the equation:
I E~ , Clef keTl ~1) where C~ is a proportionality constant, ke is the Boltzmann constant, and T is the absolute temperature.

21243~~ -12-The recovery process was thermally activated with an activation energy of about 1.48 eV, very close to half the bandgap. Note in Figure 3(a) that the smaller cells exhibited shorter recovery times. Because recovery time is related to cell or device size, perimeter thermal generation is significant. From the perimeter generation rates in Figure 3(a), an activation energy of 1.55 eV was determined.
The inventors, therefore, investigated this perimeter generation relationship to determine if the recovery times were sensitive to oxidation conditions used to passivate the cell edges. The results in Figure 3(a) used wet oxidation and a second lot was used for dry oxidation. Figure 3(b) graphically compares the recovery time versus the temperature for the SiC cells in both dry oxidation and wet oxidation.
Both samples were thermally activated, but the dry-oxide samples exhibited comparable recovery times at much lower temperatures than the wet-oxide samples.
The activation energy was also reduced to between 0.6 and 0.8 eV. Also shown in Figure 3(b) are recovery times measured on similar structures in GaAs. Clearly, charge recovery in SiC is much longer than in GaAs.
Writing to the cell 18 through the access transistor 48 is now demonstrated in Fig. 4 for illustrative purposes. The top waveform is the room temperature capacitance of the cell 18 measured between the word line 44 (base) and the substrate contact 22, and the bottom waveform is the voltage applied to the bit line 40 (emitter) contact. On this time scale, 100 seconds per division, the short one-millisecond word line pulses are not captured on a digitizing oscilloscope and, therefore, are not shown in this figure. These three-volt, one-millisecond word line pulses occur when there is an abrupt change in the capacitance signal. The data on the bit line X10 is written into the cell 18 during each word line pulse.
...,...~ _.._.....____...... .T ......_....._._....,._... _._... _..,..,....

WO 93/11540 212 4 3 5 ~ PCT/US92/10210 Initially, a logic one is stored in the NVRAM
cell 18, and a low capacitance is measured. During the first pulse, the bit line voltage is low, and the capacitance rises, indicating that the cell 18 has returned to its zero-bias equilibrium state. The capacitance decay at this point is due to the turn-off time of the forward biased base-collector p-n junction.
Likewise, during the second word line pulse, when the bit line voltage is high, the capacitance falls, indicating charge has been removed from the storage capacitor.
The stored information may be read electrically by monitoring the bit line voltage with a low-capacitance active probe. In an integrated NVRAM
or an array of NVRAM cells, this voltage difference is detected by sense amplifiers and latched for data readout. The speed of this new memory is comparable to the fastest silicon dynamic memories available today.
The bipolar NVRAM cell 18 in 6H-SiC has an important structural difference from previously known GaAs DRAM's, which greatly improves the storage time in SiC. This is the use of a high-quality thenaal Si02 passivation for all exposed semiconductor surfaces, particularly the mesa sidewalls. As stated earlier, GaAs memory devices are dovinated by thermal generation at t~~ exposed sidewalls, and this generation is much lower in SiC devices due to the oxide passivation.
A hierarchy of owe-transistor MOS NVRAM cells is shown in Figure 5. These cells are illustrated in terms of n-channel MOSFET's. P-channel MOSFET's are also appropriate. It is understood that the descriptions of n-channel MOSFET operation in Figu 5 apply equally to p-channel MOSFET operation if all dopings and voltages are inverted. Also, the invention is applicable to complimentary metal-oxide-semiconductor (CMOS) RAM devices as well.
The NVRAM cell 60 in Figure 5(a) comprises a p-type first region 64 of silicon carbide connected to a ground potential 62. An n-type second region 66 of silicon carbide is formed in the p-type first region 64 to define a source region. In particular, the n-type second region 66 is implanted, but similar results may also be achieved by epitaxial growth of an n+ layer and reactive ion etching to form n+ mesas for the cells generally. An n-type third region 68 of silicon carbide is also implanted in the p-type first region 64 to define a drain region. A portion of the p-type first region 64 is between the second region 66 and the third region 68. A silicon dioxide layer 70 is formed on the p-type first region 64 as both an insulating layer and an oxide passivation layer.
A gate contact layer 72 is formed on the silicon dioxide layer 70 between the source region 66 and the drain region 68 to define a channel region 74 in the p-type first region 64 between the source region 66 and the drain region 68. When a positive bias is applied to the gate contact layer 72, the source region 66, the drain region 68, and the channel region 74 together define a metal-oxide-semiconductor field effect transistor (MOSFET) generally shown at 76.
A conductive contact layer 78 is also formed on the silicon dioxide layer 70 adjacent the drain region 68 of the MOSFET 76 to define a metal-oxide-semiconductor (MOS) capacitor, generally shown at 80, adjacent the drain region 68. When a positive bias is applied to the gate contact layer 72 of the MOSFET 76, the bias encourages carriers to flow between the source region 66 and the drain region 68 such that the drain region 68 and an inversion layer 82 of the adjacent MOS
capacitor 80 form a single active region for the MOS
capacitor 80 under such bias.
An ohmic contact 84 for a bit line 86 is made to the source region 66 for reading and writing information to the MOS DRAM cell 60. A word line 88 is T T.._. ,~.__ WO 93/11540 21 ~ ~ 3 ~ ~ PCT/US92/10210 attached to the gate contact layer 72 for biasing the MOSFET 76 to address bit line data from the bit line 86.
The conductive contact layer 78 of the MOS
capacitor 80 has a sufficient potential such that a substantial inversion layer 82 of electrons may be contained at the interface below the capacitor contact layer 78 in the p-type first region 64. The presence or absence of an inversion layer 82 indicates a logical "one" or logical "zero" stored in the cell 60.
To write data into the cell 60, the word line 88 is taken positive, turning the MOSFET 76 on and connecting the inversion layer 82 of the MOS storage capacitor 80 to the bit line 86. If the bit line 86 is positive, electrons will be drawn out of the inversion layer 82 into the bit line 86, resulting in an empty inversion layer 82 (logic "one").
If the bit line 86 is near ground, electrons will flow from the bit line 86 into the inversion layer 82 of the MOS storage capacitor 80, resulting in a "full" inversion layer 82 (logic "zero"). The "full"
inversion layer 82 is the equilibrium state of the cell 60, and never decays. The "empty" inversion layer 82, however, gradually fills up with electrons due to thermal generation in the depletion region or single active region under the MOS storage capacitor 80. The MOS storage capacitor 80 is isolated from the bit line 86 when the word line 88 returns to ground.
A practical problem with the structure of Figure 5(a) is that the ion-implanted n+ drain implanted region 68 is in electrical contact with the inversion layer 82 of the MOS storage capacitor 80.
Thus, generation current arising from unannealed damage in the implanted drain region 68 may reduce the storage time. This difficulty is alleviated by the cell structure 92 of Figure 5(b). Here the n+ drain diffusion region 68 of Figure 5(a) was eliminated, and ~1?4355 -16-the conductive contact layer 78 of the MOS storage capacitor 80 was placed sufficiently close to the gate contact layer 72 of the MOSFET 76 that a continuous inversion layer 94 existed between them. For typical substrate dopings and oxide thicknesses, a gap on the order of 1 ~cm is required.
The need for fine-line lithography in the cell structure 92 of Figure 5(b) may be relaxed if the gate contact layer 72 of the MOSFET 76 is polysilicon.
In this case, the polysilicon gate contact layer 72 may be partially oxidized and the conductive contact layer 78 of the MOS storage capacitor 80 deposited on the intermediate oxide layer 98, as shown in Figure 5(c).
Here, the small spacing between the gate contact layer 72 of the MOSFET 76 and the MOS storage capacitor 80 is automatically provided by the intermediate oxide layer 98 formed by oxidation of the polysilicon. All three of these structures (Figures 5(a)-5(c)) are practical.
The cell structures shown in Figures 5(a)-5(c), however, require that a positive bias VP > O be maintained on the conductive contact layer 78 of the MOS storage capacitor 80 to create the potential well or inversion layer 82 to confine electrons. Because of this requirement the cell is not considered nonvolatile -- if all power is removed, the electrons in the inversion layer 82 spill into the p-type first region 64 and recombine with holes. These cells, however, do have an extended memory capability such that the time before refresh is required is much longer than other known DRAM devices.
There are two possible approaches to circumvent this refresh problem. The first is to shift the threshold of the MOS storage capacitor 80 to a negative value by ion implantation. This solution is unattractive because of the lattice damage caused by ion implantation. The second approach is to extend the n+ implanted region 68 under the silicon dioxide layer 1 T..__._.~~__.

70 of the MOS storage capacitor 80. If this is done, there is no need to create a potential well at the surface to contain the inversion layer 82, and VP may be tied to a ground potential 100.
To accomplish this without ion implantation, the cell structure 104 of Figure 5(d) is used. In this cell structure 104, the n+ regions 66~, 68~ are doped during epitaxial growth, and the channel region 74~ of the MOSFET 76~ is formed by a recess etch prior to gate oxidation. The conductive contact layer 78~ is then layered over a portion of the drain region 68~ of the MOSFET 76~. This structure 104 provides slightly higher charge storage density, since both the MOS
capacitance and the capacitance of the n+p junction store charge. Also in this configuration, the silicon dioxide layer 70~ has extended edges 106, 108 to isolate cells in an array.
Fabrication of MOS structures on 6H-SiC
p-type layers has shown that dry oxides grown on the 6H-SiC generally have high fixed oxide charge levels, in the mid 10~z (cm)-Z range, where cm is centimeters.
Current-voltage (C-V) measurements also showed that these oxides had high leakage currents after annealing in Argon (Ar) at high temperature (900-1000 °Celsius (C)): these leakage currents were greatly reduced by annealing in Ar/4%H2 instead of Ar. The dry oxide with the lowest value of Qeff = 4-5x102 cm'Z was grown at 1300°C.
The MOS C-V measurements of 6H-SiC samples after wet oxidation were much more encouraging. The C-V curve in Figure 6 shows the typical characteristics of the samples, particularly grown on the Si-face, that were measured by a mercury (Hg) probe. This particular oxide was grown at 1100°C in wet 02 for 360 minutes, resulting in an oxide thickness of 49.5 nanometers (nm). The flatband voltage (VFB) and threshold voltage (VT) were measured to be -5.4 Volts (V) and +1.5 V, respectively, corresponding to a fixed oxide charge (Qeff) of 1.2x10'2 cm'2. This curve was virtually identical in either sweep direction.
Another positive trend observed for the wet oxides grown on the Si-face was that the higher the oxidation temperature, the lower the Qeff after subsequent contact annealing at 925°C. The VFB and VT of a wet oxide grown at 1100°C and annealed in Ar/4%H2 was -16.3 V and -9.7 V while the VFB and VT of a wet oxide grown at 1300°C and annealed was -10.0 V and +1.3 V.
The average measured fixed oxide charges for oxides grown at 1100°C, 1200°C, and 1300°C and subsequently annealed were 5.5x10~z cm'Z, 3.8x10~Z cm'z, and 2.6x102 cm' 2 respectively. Based on these results, the best processing conditions for the n-channel 6H-SiC MOSFETs were found to be wet oxidation at 1300°C followed by a 925°C anneal in Ar/4%H2.
Concurrent with the MOS capacitor research, n-channel 6H-SiC MOSFET research was also conducted.
Many iterations of n-channel 6H-SiC enhancement mode MOSFETs were fabricated before finally obtaining acceptable results. The earlier MOSFETs that were fabricated had room temperature threshold voltages (VT) in the range of +8 V to +1 V and with a gate voltage of +24 V (V~ - VT ~ 14 V), the maximum transconductance was only in the range of 0.20-0.25 milliSiemens (mS)/millimeter (mm) and the Ipss was about 1.6 milliamperes (mA)/mm. These characteristics changed dramatically with temperature, with the VT decreasing rapidly to +0.25 V and the maximum transconductance (g~X) increasing rapidly to 1.03 mS/mm as the measurement temperature was increased to 350°C. These results were also seen to a lesser extent for inversion-mode MOSFETs fabricated in A-SiC.
The inventors found that poor room temperature characteristics are related to high interface trap densities (D~t) at the Si02/SiC
T....... T. ......_... _.._._..._._.... ...._.....__ ....__.........

interface. Similar p-type 6H-SiC MOS structures were measured to have a Dot ~ 7x10" eV'~cm'2. Through improvements in the oxidation process, channel layer doping, and subsequent annealing, however, the interface trap density was reduced and an order of magnitude increase in room temperature transconductance was achieved for 6H-SiC MOSFETs.
The current-voltage characteristics of an enhancement-mode n-channel 6H-SiC MOSFET with improved transfer characteristics is shown in Figures 7(a)-7(c).
At room temperature, Figure 7(a), the saturation current was 12.5 mA at V~ = 16 V and the threshold voltage was +3.6 V. This relatively high value of threshold voltage is desirable for nonvolatile memory operation, since subthreshold leakage decreases exponentially with gate voltage below threshold. The maximum transconductance (g~x) was 2.15 mS/mm at V~ = 16 V. The subthreshold leakage current at Vp = 12 V and V~ = O V was 1.95 ~,A.
At 200°C, Figure 7(b), the saturation current at V~ = 16 V increased to 30 mA and the threshold voltage decreased to +0.4 V. The transconductance at a fixed value of (V~-VT) remained relatively constant compared to the room temperature value, while the subthreshold leakage increased to 9.5 ~,A, largely due to the decrease in VT.
At 350°C, Figure 7(c), the saturation current decreased slightly to 27 mA at V~ = 16 V and the threshold voltage decreased to +0.2 V. The transconductance decreased to 2.25 mS/mm, but the subthreshold leakage current remained stable at 9.5 ~A.
MOSFET's of this type were operated at temperatures as high as 650°C with very little degradation in I-V characteristics. These temperatures are, of course, well beyond those envisioned in this work, and the data is included here to indicate the extreme stability and reliability of SiC MOSFET's.

As mentioned earlier, the inventors performed initial experiments on n-p-n storage capacitors in 6H-SiC (MOS). These structures are shown in Figure 1(c), and capacitance-time (C-t) transients obtained at 159°C are shown in Figure 8 to illustrate how these transients were measured. Even at this high temperature, the voltage on the storage capacitor does not fully decay during the 8-hour C-t transient. The 1/e storage time, however, may be estimated by curve-fitting to be on the order of 1.5 hours at 250°C.
From this data assuming half-bandgap activation energy, the storage time was found to be on the order of 300,000 years at room temperature. As stated earlier, this calculation indicated that the generation mechanism which is dominant at 159°C will be totally insignificant at room temperature.
It is understood by those having skilled in the art that the bipolar NVRAM and the MOS NVRAM cell configurations of the present invention may be used to fabricate a master cell for reproduction, multiple cells, or an array of cells for a single or multiple memory device.
In the drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, the terms are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.
r T _____. _T _..T

Claims (28)

CLAIMS:
1. A nonvolatile random access memory (NVRAM) device capable of memory storage for substantially indefinite periods even in the absence of refresh, said NVRAM device comprising, in combination:
(a) a bit line for writing information to storage when a potential is applied thereto;
(b) means for storing charge; and (c) a transistor connecting said charge storage means to said bit line;
wherein:
(d) said transistor is formed in a semiconductor with a bandgap greater than 1.4 electron volts (eV) at room temperature, and wherein said wide bandgap semiconductor has oxide passivation capability.
2. A NVRAM device according to Claim 1, further comprising a word line connected to said transistor for addressing bit line data from said bit line and wherein said bit line data comprise a voltage high or voltage low for defining a logic one or logic zero.
3. A NVRAM device according to Claim 1, wherein said wide-bandgap semiconductor comprises silicon carbide having a polytype selected from the group consisting of 3C, 2H, 4H, 6H, and 15R.
4. A nonvolatile random access memory (NVRAM) cell capable of memory storage for substantially indefinite periods even in the absence of refresh, said NVRAM cell comprising, in combination:
(a) a bipolar transistor having a base region, an emitter region, and a floating collector region;
(b) a charge storage device; and (c) a bit line connected to said emitter region of said bipolar transistor for writing data to and reading data from said. NVRAM cell;
wherein:
(d) said transistor and said charge storage device are formed in silicon carbide; and (e) said charge storage device is formed from said floating collector region of said bipolar transistor.
5. A NVRAM cell according to Claim 4, further comprising a word line connected to said base region of said bipolar transistor for addressing bit line data from said bit line and wherein said bit line data comprise a voltage high or voltage low for defining a logic one or logic zero.
6. A NVRAM cell according to Claim 4, further comprising ohmic contacts to said base and to said emitter regions of said bipolar transistor for biasing said transistor so that when a forward bias is applied from said base region to said floating collector region the bias will encourage a flow of carriers from said floating collector region to said base region so that an electrical charge will form in said charge storage device under the bias, and said charge storage device will retain the electrical charge when the bias is removed.
7. A NVRAM cell according to Claim 4, wherein said bipolar transistor and said charge storage device comprise:
(a) a first region of silicon carbide having a first conductivity type;
(b) a second region of silicon carbide on said first region and having an opposite conductivity type from said first region for defining a floating collector region of a transistor;
(c) a third region of silicon carbide on said second region and having a same conductivity type as said first region for defining a base region of a transistor; and (d) a fourth region of silicon carbide on said third region and having a same conductivity type as said second region for defining an emitter region wherein said first and second regions, form a charge storage device, and said floating collector, base, and emitter regions form the bipolar transistor.
8. A NVRAM cell according to Claim 7, further comprising ohmic contacts to said base region and said emitter region for biasing said transistor.
9. A NVRAM cell according to Claim 7, further comprising an undoped silicon carbide region between said first region and said floating collector region and an undoped silicon carbide region between said floating collector region and said base region.
10. A NVRAM cell according to Claim 7, wherein said bipolar transistor switches said cell between high and low voltage memory configurations, and whereby a forward bias applied from said base region to said floating collector region will encourage a flow of carriers from said floating collector region to said base region so that said floating collector region and said first region will form a charge storage device under the bias and will retain stored charge when the bias is removed.
11. A method of storing bit or word data in the NVRAM cell according to Claim 4, comprising the steps of:
(a) removing carriers from a first conductivity type region of silicon carbide defining said floating collector region of said bipolar transistor by biasing a second conductivity type region of silicon carbide defining said base region arid a first conductivity type region of silicon carbide defining said emitter region to read or write the bit or word data;
(b) returning said base region and said emitter region to ground to store said word or bit data, and wherein the bandgap of silicon carbide prevents the removed carriers from refilling said floating collector region;
and (c) biasing said base region to encourage carriers to diffuse across said base region to said floating collector region to read or write the bit or word data.
12. A memory device incorporating the NVRAM cell according to Claim 4, further comprising:
(a) an array of said NVRAM cells arranged in a plurality of rows and columns, each said NVRAM cell comprises a transistor having said base region, said emitter region, and said floating collector region, and said charge storage device adjacent said floating collector region;
(b) a plurality of word lines, a respective one of which is connected to said base region of each of said NVRAM cells in a respective column;
(c) a plurality of bit lines, a respective one of which is connected to said emitter region of each of said NVRAM cells in a respective row; and (d) means connected to said word lines, for activating said transistors in a selected column to thereby transfer a charge on said charge storage devices in said selected column onto said bit lines.
13. A random access memory cell capable of memory storage for substantially extended periods even in the absence of refresh, said cell comprising, in combination:
(a) a metal-oxide semiconductor field effect transistor (MOSFET) having a gate, a channel region, and a source region;
(b) a charge storage device; and (c) a bit line connected to said source region of said MOSFET for reading data from and writing data to said cell;
wherein:
(d) said MOSFET and said charge storage device are formed in silicon carbide; and (e) said charge storage device comprises a conductive contact layer subject to a positive voltage, said conductive contact layer being in sufficiently close proximity to said gate of said MOSFET to provide a continuous inversion layer along the surface of said silicon carbide between said gate and said conductive contact layer.
14. A random access memory cell according to Claim 13, further comprising a word line connected to said gate of said MOSFET for addressing bit line data from said bit line and wherein said bit line data comprise a voltage high or voltage low for defining a logic one or logic zero.
15. A memory cell according to claim 13, wherein said MOSFET
and said charge storage device comprise:
(a) a first region of silicon carbide having a first conductivity type;
(b) a second region of silicon carbide in said first region, having an opposite conductivity type, for defining a source region;
(c) an insulating layer on said source region and said first region;
(d) a gate layer on said insulating layer adjacent said source region and for defining a channel region in said first region; and (e) said conductive layer on said insulating layer adjacent said channel region separated from said source region for defining a metal-oxide-semiconductor (MOS) capacitor adjacent said channel region.
16. A memory device incorporating the cell according to Claim 13, further comprising:
(a) an array of said cells arranged in a plurality of rows and columns, each cell comprises a transistor having said gate, said channel region, said source region, and said charge storage device;
(b) a plurality of word lines, a respective one of which is connected to said gate of each one of said cells in a respective column;
(c) a plurality of bit lines, a respective one of which is connected to said source region of each one of said cells in a respective row; and (d) means connected to said word lines, for activating said transistors in a selected column to thereby transfer a charge on said charge storage devices in said selected column onto said bit lines.
17. A method of storing bit or word data in nonvolatile fashion in a random access memory (RAM) cell capable of memory storage for substantially indefinite periods even in the absence of refresh, the method wherein the improvement comprises:
(a) biasing a base region of a wide bandgap semiconductor transistor to a floating collector region to encourage a flow of carriers from said floating collector region to said base region so that an electrical charge will form in a charge storage device adjacent said floating collector region under such bias and will retain stored charge when such bias is removed.
18. A method of storing bit or word data in nonvolatile fashion in a random access memory (RAM) cell capable of memory storage for substantially indefinite periods even in the absence of refresh, the method wherein the improvement comprises:
(a) biasing a gate layer of a wide bandgap metal-oxide-semiconductor field effect transistor having a bandgap of greater than 1.4 electron volts at room temperature and having oxide passivation capability to thereby encourage a flow of carriers from a drain region through a channel region to a source region so that an electrical charge will form in a charge storage device adjacent said drain region under the bias, and said charge storage device will retain the electrical charge when the bias is removed.
19. A nonvolatile random access memory (NVRAM) device having memory storage for substantially indefinite periods of time even in the absence of refresh, said NVRAM device comprising:
(a) a bit line for writing information to storage when a potential is applied thereto;
(b) means for storing a charge; and (c) a bipolar transistor connecting said charge storage means to said bit line;

wherein:
(d) said charge storage means is formed of a wide bandgap semiconductor material having a bandgap greater than 1.4 electron volts at room temperature; and (e) said bipolar transistor is formed of a wide bandgap semiconductor material having a bandgap greater than 1.4 electron volts at room temperature so that the NVRAM device stores the charge for substantially indefinite periods of time even in the absence of refresh.
20. A NVRAM device according to Claim 19, wherein said wide bandgap semiconductor material comprises a semiconductor material having a bandgap greater than 2.0 electron volts at room temperature.
21. A nonvolatile random access memory (NVRAM) cell capable of memory storage for substantially indefinite periods even in the absence of refresh, said NVRAM cell comprising, in combination:
(a) a bipolar transistor having a base region, an emitter region, and a floating collector region;
(b) a charge storage device; and (c) a bit line connected to said emitter region of said bipolar transistor for writing data to and reading data from said NVRAM cell;
wherein:
(d) said transistor and said charge storage device are formed in a wide bandgap semiconductor material having a bandgap greater than 1.4 electron volts at room temperature; and (e) said charge storage device is formed from said floating collector region of said bipolar transistor.
22. A NVRAM cell according to Claim 21, further comprising a word line connected to said base region of said bipolar transistor for addressing bit line data from said bit line and wherein said bit line data comprise a voltage high or voltage low for defining a logic one or logic zero.
23. A NVRAM cell according to Claim 21, further comprising ohmic contacts to said base and to said emitter regions of said bipolar transistor for biasing said transistor so that when a forward bias is applied from said base region to said floating collector region the bias will encourage a flow of carriers from said floating collector region to said base region so that an electrical charge will form in said charge storage device under the bias, and said charge storage device will retain the electrical charge when the bias is removed.
24. A random access memory cell as provided in Claim 15 wherein said gate is partially oxidized to form an intermediate oxide layer, and said conductive contact layer of said storage device is deposited on a portion of said intermediate oxide layer with said conductive contact layer extending laterally along the surface of said insulating layer.
25. A random access memory cell as provided in Claim 13 wherein said gate and said conductive contact layer are about 1 micrometer apart.
26. A nonvolatile random access memory (NVRAM) cell capable of memory storage for substantially indefinite periods even in the absence of refresh, said NVRAM cell comprising, in combination:
(a) a metal-oxide semiconductor field effect transistor (MOSFET) having a gate, a channel region comprises a recessed etch, a source region, and a drain region extending from the channel region to the edge of the cell;
(b) a charge storage device; and (c) a bit line connected to said source region of said MOSFET for reading data from and writing data to said NVRAM cell;
wherein:
(d) said MOSFET and said charge storage device are formed in a wide bandgap semiconductor material having a bandgap greater than 1.4 electron volts at room temperature; and (e) said charge storage device is formed in said drain region of said MOSFET.
27. An NVRAM cell according to Claim 26 comprising a layer of silicon dioxide on top of the source, channel and drain regions, said layer of silicon dioxide extending along the sides of said cell.
28. A NVRAM cell according to Claim 26 wherein said wide bandgap semiconductor material comprises silicon carbide.
CA002124355A 1991-11-26 1992-11-24 Nonvolative random access memory device Expired - Lifetime CA2124355C (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US798,219 1991-11-26
US07/798,219 US5465249A (en) 1991-11-26 1991-11-26 Nonvolatile random access memory device having transistor and capacitor made in silicon carbide substrate
PCT/US1992/010210 WO1993011540A1 (en) 1991-11-26 1992-11-24 Nonvolatile random access memory device

Publications (2)

Publication Number Publication Date
CA2124355A1 CA2124355A1 (en) 1993-06-10
CA2124355C true CA2124355C (en) 2005-01-25

Family

ID=25172832

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002124355A Expired - Lifetime CA2124355C (en) 1991-11-26 1992-11-24 Nonvolative random access memory device

Country Status (10)

Country Link
US (1) US5465249A (en)
EP (1) EP0614567B1 (en)
JP (1) JP3473953B2 (en)
KR (1) KR100304248B1 (en)
AT (1) ATE148581T1 (en)
AU (1) AU3226693A (en)
CA (1) CA2124355C (en)
DE (1) DE69217249T2 (en)
TW (1) TW226487B (en)
WO (1) WO1993011540A1 (en)

Families Citing this family (68)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5539217A (en) * 1993-08-09 1996-07-23 Cree Research, Inc. Silicon carbide thyristor
US5510630A (en) * 1993-10-18 1996-04-23 Westinghouse Electric Corporation Non-volatile random access memory cell constructed of silicon carbide
US6077619A (en) * 1994-10-31 2000-06-20 Sullivan; Thomas M. Polycrystalline silicon carbide ceramic wafer and substrate
KR0144909B1 (en) * 1995-03-21 1998-07-01 김광호 Cell array layout method of nonvolatile memory device
GB2305776B (en) * 1995-09-28 1999-11-17 Gresham Sensor Technology Limi Charge amplifier
US5852306A (en) * 1997-01-29 1998-12-22 Micron Technology, Inc. Flash memory with nanocrystalline silicon film floating gate
US5801401A (en) * 1997-01-29 1998-09-01 Micron Technology, Inc. Flash memory with microcrystalline silicon carbide film floating gate
AU747260B2 (en) 1997-07-25 2002-05-09 Nichia Chemical Industries, Ltd. Nitride semiconductor device
US6965123B1 (en) 1997-07-29 2005-11-15 Micron Technology, Inc. Transistor with variable electron affinity gate and methods of fabrication and use
US6746893B1 (en) 1997-07-29 2004-06-08 Micron Technology, Inc. Transistor with variable electron affinity gate and methods of fabrication and use
US6794255B1 (en) 1997-07-29 2004-09-21 Micron Technology, Inc. Carburized silicon gate insulators for integrated circuits
US6936849B1 (en) 1997-07-29 2005-08-30 Micron Technology, Inc. Silicon carbide gate transistor
US7196929B1 (en) 1997-07-29 2007-03-27 Micron Technology Inc Method for operating a memory device having an amorphous silicon carbide gate insulator
US5926740A (en) * 1997-10-27 1999-07-20 Micron Technology, Inc. Graded anti-reflective coating for IC lithography
US5886368A (en) * 1997-07-29 1999-03-23 Micron Technology, Inc. Transistor with silicon oxycarbide gate and methods of fabrication and use
US6031263A (en) 1997-07-29 2000-02-29 Micron Technology, Inc. DEAPROM and transistor with gallium nitride or gallium aluminum nitride gate
US7154153B1 (en) 1997-07-29 2006-12-26 Micron Technology, Inc. Memory device
US6143655A (en) 1998-02-25 2000-11-07 Micron Technology, Inc. Methods and structures for silver interconnections in integrated circuits
US6121126A (en) 1998-02-25 2000-09-19 Micron Technologies, Inc. Methods and structures for metal interconnections in integrated circuits
US6373095B1 (en) 1998-02-25 2002-04-16 International Business Machines Corporation NVRAM cell having increased coupling ratio between a control gate and floating gate without an increase in cell area
US6492694B2 (en) 1998-02-27 2002-12-10 Micron Technology, Inc. Highly conductive composite polysilicon gate for CMOS integrated circuits
DE19925233A1 (en) * 1998-06-08 1999-12-09 Siemens Ag Semiconductor structure, e.g. a Schottky diode, p-n diode or MOSFET, has low contact resistance, temperature stable ohmic contacts
DE19839969C2 (en) * 1998-09-02 2003-02-27 Infineon Technologies Ag Silicon carbide junction field effect transistor
JP3770014B2 (en) 1999-02-09 2006-04-26 日亜化学工業株式会社 Nitride semiconductor device
EP1168539B1 (en) 1999-03-04 2009-12-16 Nichia Corporation Nitride semiconductor laser device
DE60323344D1 (en) * 2002-03-08 2008-10-16 Cornell Res Foundation Inc MICROELECTROMECHANICAL SILICON CARBIDE COMPONENTS WITH ELECTRONIC CIRCUITS
JP3960837B2 (en) * 2002-03-22 2007-08-15 三菱電機株式会社 Semiconductor device and manufacturing method thereof
TWI320571B (en) 2002-09-12 2010-02-11 Qs Semiconductor Australia Pty Ltd Dynamic nonvolatile random access memory ne transistor cell and random access memory array
AU2002951339A0 (en) * 2002-09-12 2002-09-26 Qs Semiconductor Australia Pty Ltd Non volatile memory cell
AU2006203335B2 (en) * 2002-09-12 2008-01-10 Qs Semiconductor Australia Pty Ltd Non Volatile Memory Cell
AU2003258376B2 (en) * 2002-09-12 2006-09-14 Qs Semiconductor Australia Pty Ltd Memory cell
WO2004079355A1 (en) * 2003-03-07 2004-09-16 Fraunhofer-Gesellschaft Zur Förderung Der Angewandten Forschung E.V: Ion-sensitive field effect transistor and method for producing an ion-sensitive field effect transistor
US20050269621A1 (en) * 2004-06-03 2005-12-08 Micron Technology, Inc. Flash memory devices on silicon carbide
US7271052B1 (en) 2004-09-02 2007-09-18 Micron Technology, Inc. Long retention time single transistor vertical memory gain cell
US7259415B1 (en) 2004-09-02 2007-08-21 Micron Technology, Inc. Long retention time single transistor vertical memory gain cell
US7538389B2 (en) 2005-06-08 2009-05-26 Micron Technology, Inc. Capacitorless DRAM on bulk silicon
US7404028B2 (en) * 2005-06-30 2008-07-22 Gm Global Technology Operations, Inc. ECU identification retention across reprogramming events
FR2893763A1 (en) * 2005-11-21 2007-05-25 St Microelectronics Sa NON-VOLATILE MEMORY ELEMENT
US8547756B2 (en) 2010-10-04 2013-10-01 Zeno Semiconductor, Inc. Semiconductor memory device having an electrically floating body transistor
TWI362769B (en) 2008-05-09 2012-04-21 Univ Nat Chiao Tung Light emitting device and fabrication method therefor
US8189364B2 (en) 2008-12-17 2012-05-29 Qs Semiconductor Australia Pty Ltd. Charge retention structures and techniques for implementing charge controlled resistors in memory cells and arrays of memory
US11908899B2 (en) 2009-02-20 2024-02-20 Zeno Semiconductor, Inc. MOSFET and memory cell having improved drain current through back bias application
US20100238743A1 (en) * 2009-03-23 2010-09-23 James Pan FAST EMBEDDED BiCMOS-THYRISTOR LATCH-UP NONVOLATILE MEMORY
US20110042685A1 (en) * 2009-08-18 2011-02-24 Qs Semiconductor Australia Pty Ltd Substrates and methods of fabricating epitaxial silicon carbide structures with sequential emphasis
US8288795B2 (en) 2010-03-02 2012-10-16 Micron Technology, Inc. Thyristor based memory cells, devices and systems including the same and methods for forming the same
US10340276B2 (en) * 2010-03-02 2019-07-02 Zeno Semiconductor, Inc. Method of maintaining the state of semiconductor memory having electrically floating body transistor
US9608119B2 (en) 2010-03-02 2017-03-28 Micron Technology, Inc. Semiconductor-metal-on-insulator structures, methods of forming such structures, and semiconductor devices including such structures
US8513722B2 (en) 2010-03-02 2013-08-20 Micron Technology, Inc. Floating body cell structures, devices including same, and methods for forming same
US8507966B2 (en) 2010-03-02 2013-08-13 Micron Technology, Inc. Semiconductor cells, arrays, devices and systems having a buried conductive line and methods for forming the same
US9646869B2 (en) 2010-03-02 2017-05-09 Micron Technology, Inc. Semiconductor devices including a diode structure over a conductive strap and methods of forming such semiconductor devices
US8228730B2 (en) * 2010-08-31 2012-07-24 Micron Technology, Inc. Memory cell structures and methods
US8598621B2 (en) 2011-02-11 2013-12-03 Micron Technology, Inc. Memory cells, memory arrays, methods of forming memory cells, and methods of forming a shared doped semiconductor region of a vertically oriented thyristor and a vertically oriented access transistor
US8952418B2 (en) 2011-03-01 2015-02-10 Micron Technology, Inc. Gated bipolar junction transistors
US8519431B2 (en) 2011-03-08 2013-08-27 Micron Technology, Inc. Thyristors
WO2012153473A1 (en) * 2011-05-06 2012-11-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US8772848B2 (en) 2011-07-26 2014-07-08 Micron Technology, Inc. Circuit structures, memory circuitry, and methods
US9025358B2 (en) * 2011-10-13 2015-05-05 Zeno Semiconductor Inc Semiconductor memory having both volatile and non-volatile functionality comprising resistive change material and method of operating
JP6046514B2 (en) * 2012-03-01 2016-12-14 株式会社半導体エネルギー研究所 Semiconductor device
US9548119B2 (en) 2014-01-15 2017-01-17 Zeno Semiconductor, Inc Memory device comprising an electrically floating body transistor
US9496053B2 (en) 2014-08-15 2016-11-15 Zeno Semiconductor, Inc. Memory device comprising electrically floating body transistor
US9673054B2 (en) 2014-08-18 2017-06-06 Micron Technology, Inc. Array of gated devices and methods of forming an array of gated devices
US9209187B1 (en) 2014-08-18 2015-12-08 Micron Technology, Inc. Methods of forming an array of gated devices
US9224738B1 (en) 2014-08-18 2015-12-29 Micron Technology, Inc. Methods of forming an array of gated devices
US10553683B2 (en) 2015-04-29 2020-02-04 Zeno Semiconductor, Inc. MOSFET and memory cell having improved drain current through back bias application
CN107592943B (en) 2015-04-29 2022-07-15 芝诺半导体有限公司 MOSFET and memory cell for improving drain current
US10079301B2 (en) 2016-11-01 2018-09-18 Zeno Semiconductor, Inc. Memory device comprising an electrically floating body transistor and methods of using
US11404419B2 (en) 2018-04-18 2022-08-02 Zeno Semiconductor, Inc. Memory device comprising an electrically floating body transistor
US11600663B2 (en) 2019-01-11 2023-03-07 Zeno Semiconductor, Inc. Memory cell and memory array select transistor

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3876992A (en) * 1972-11-01 1975-04-08 Ibm Bipolar transistor memory with capacitive storage
US4183040A (en) * 1976-02-09 1980-01-08 International Business Machines Corporation MOS RAM with implant forming peripheral depletion MOSFET channels and capacitor bottom electrodes
US4164751A (en) * 1976-11-10 1979-08-14 Texas Instruments Incorporated High capacity dynamic ram cell
US4103312A (en) * 1977-06-09 1978-07-25 International Business Machines Corporation Semiconductor memory devices
US4163243A (en) * 1977-09-30 1979-07-31 Hewlett-Packard Company One-transistor memory cell with enhanced capacitance
JPS5462787A (en) * 1977-10-28 1979-05-21 Agency Of Ind Science & Technol Semiconductor device and integrated circuit of the same
US4446535A (en) * 1981-12-31 1984-05-01 International Business Machines Corporation Non-inverting non-volatile dynamic RAM cell
US4635083A (en) * 1984-05-11 1987-01-06 Purdue Research Foundation Memory device
US4751201A (en) * 1987-03-04 1988-06-14 Bell Communications Research, Inc. Passivation of gallium arsenide devices with sodium sulfide
WO1988008617A1 (en) * 1987-04-20 1988-11-03 Research Corporation Technologies, Inc. Buried well dram
US4875083A (en) * 1987-10-26 1989-10-17 North Carolina State University Metal-insulator-semiconductor capacitor formed on silicon carbide
US4945394A (en) * 1987-10-26 1990-07-31 North Carolina State University Bipolar junction transistor on silicon carbide
CA1313571C (en) * 1987-10-26 1993-02-09 John W. Palmour Metal oxide semiconductor field-effect transistor formed in silicon carbide
US4866005A (en) * 1987-10-26 1989-09-12 North Carolina State University Sublimation of silicon carbide to produce large, device quality single crystals of silicon carbide
US4912063A (en) * 1987-10-26 1990-03-27 North Carolina State University Growth of beta-sic thin films and semiconductor devices fabricated thereon
US4912064A (en) * 1987-10-26 1990-03-27 North Carolina State University Homoepitaxial growth of alpha-SiC thin films and semiconductor devices fabricated thereon
US4947218A (en) * 1987-11-03 1990-08-07 North Carolina State University P-N junction diodes in silicon carbide
US4981551A (en) * 1987-11-03 1991-01-01 North Carolina State University Dry etching of silicon carbide

Also Published As

Publication number Publication date
KR100304248B1 (en) 2001-11-22
TW226487B (en) 1994-07-11
DE69217249D1 (en) 1997-03-13
ATE148581T1 (en) 1997-02-15
EP0614567A1 (en) 1994-09-14
JP3473953B2 (en) 2003-12-08
AU3226693A (en) 1993-06-28
CA2124355A1 (en) 1993-06-10
JPH07507657A (en) 1995-08-24
WO1993011540A1 (en) 1993-06-10
EP0614567B1 (en) 1997-01-29
US5465249A (en) 1995-11-07
DE69217249T2 (en) 1997-09-25

Similar Documents

Publication Publication Date Title
CA2124355C (en) Nonvolative random access memory device
US5365477A (en) Dynamic random access memory device
EP0072221B1 (en) Non-volatile electrically programmable memory device
US6303942B1 (en) Multi-layer charge injection barrier and uses thereof
US8519431B2 (en) Thyristors
US3978577A (en) Fixed and variable threshold N-channel MNOSFET integration technique
Simmons et al. Theory of switching phenomena in metal/semi-insulator/n-p+ silicon devices
US4948989A (en) Radiation-hardened temperature-compensated voltage reference
US20070189067A1 (en) Dynamic memory
JP4980904B2 (en) Self-switching memory device
WO2006001942A2 (en) Electronic isolation device
Mulaosmanovic et al. Investigation of the turn-ON of T-RAM cells under transient conditions
Uren et al. Back bias effects in AlGaN/GaN HFETs
Dimitrijev et al. Charge retention in metal–oxide–semiconductor capacitors on SiC used as nonvolatile-memory elements
US5710448A (en) Integrated polysilicon diode contact for gain memory cells
Libsch et al. IVB-1 a true 5-V EEPROM cell for high-density NVSM
Stone et al. A high-speed silicon single-electron random access memory
Liss et al. Electron energy states at the interface between semi‐insulating polycrystalline silicon and crystalline silicon
Khoury et al. Silicon quantum dot in a metal-oxide-semiconductor field effect transistor (MOSFET) structure
Hetherington et al. An integrated GaAs npnp thyristor/JFET memory cell exhibiting nondestructive read
Wu et al. Thickness and polarity dependence of intrinsic breakdown of ultra-thin reoxidized-nitride for DRAM technology applications
Faraone et al. Characteristics of metal/tunnel-oxide/n/p+ silicon switching devices—II: Two-dimensional effects in oxide-isolated structures
Cooper Jr Recent advances in GaAs dynamic memories
Koga et al. Room temperature negative differential conductance in three-terminal silicon surface tunneling device
Dungan et al. Room temperature dynamic memories for GaAs integrated circuits

Legal Events

Date Code Title Description
EEER Examination request
MKEX Expiry
MKEX Expiry

Effective date: 20121124