CA2259257C - Parallel packetized intermodule arbitrated high speed control and data bus - Google Patents

Abstract

A parallel packetized intermodule arbitrated high speed control data bus system which allows high speed communications between microprocessor modules in a more complex digital processing environment. The system features a simplified hardware architecture featuring fast FIFO queuing operating at 12.5 MHz, TTL CMOS compatible level clocking signals, single bus master arbitration, synchronous clocking, DMA, and unique module addressing for multiprocessor systems. The system includes a parallel data bus with sharing bus masters residing on each processing module decreeing the commzunication and data transfer protocols. Bus arbitration is performed over a dedicated serial arbitration line and each requesting module competes for access to the parallel data bus by placing the address of the receiving module on the arbitration line and monitoring the arbitration line for collisions.

Description

PARALLEL PACRETIZED INTERMODULE ARBITRATED
HIGH SPEED CONTROL AND DATA BUS
BACKGROUND OF THE INVENTION
Field Of The Invention This inventio:~ relates generally to a system for transferring data between a data processing module and a plurality of data processing modules. More particularly, the invention relates to a sigh-speed data communication system which transfers information between different digital processing modules cn a shared parallel bus.
Description Of The Related Art For communica~ion within a digital device, such as between a CPU (central processing unit), memory, peripherals, I/O (input/output) devices, or other data processors, a communication bus is oaten employed. As shown in Figure 1, a communication bus is a set of shared electrical conductors for the exchange of digital words. In this manner, communication between devices is simplified, thereby obviating separate interconnections.
A communication bus typically contains a set of data lines, address lines for determining which device should transmit or receive, and control and strobe lines that specify the type of command that is executing. The address and strobe lines communicate one-way from a central processing unit.
Typically, all data lines are bidirectional.
Data lines are asserted by the CPU during the write instruction, and by the peripheral device during read. Both the CPU and peripheral device use three-state drivers for the data lines.
In a computer system where several data processing devices exchange data on a shared data bus, the two normal states of high and low voltage (representing the binary 1's and 0's) are implemented by an active voltage pullup.
However, when several processing modules are exchanging data on a data bus, a third output state, open circuit, must be added so that another device located on the bus can drive the same line.
Three-state or open-collector drivers are used so that devices connected to the bus can disable their bus drivers, since only one device is asserting data onto the bus at a given time. Each bus system has a defined protocol for determining which device asserts data. A bus system is designed so that, at most, one device has its drivers enabled at one time with all other devices disabled (third state).
A device knows to assert data onto the bus by recognizing its own address on the control lines. The device looks at the control lines and asserts data when it sees its particular address on the address lines and a read pulse. However, there must be some external logic ensuring that the three-state ~dm.I'I;J~L~ ').~ ~

devices sharing the same lines do not talk at the same time or bus contention will result.
Bus control logic or a "bus arbiter" executes code for the protocol used to arbitrate control of the bus. The bus master may be part of a CPU or function independently. More importantly, control of the bus may be granted to another device. More complex bus systems permit other devices located on the bus to master the bus.
Data processing systems have processors which execute programmed instructions stored in a plurality of memory locations. As shown in Figure l, the processed data is transferred in and out of the system by using I/0 devices onto a bus, interconnecting with other digital devices. A bus protocol, or handshaking rules delineate a predetermined series of steps to permit data exchange between the devices.
To move data on a shared bus, the data, recipient and moment of transmission must be specified. Therefore, data, address and a strobe line must be specified. There are as many data lines as there are bits in a word to enable a whole word to be transferred simultaneously. Data transfer is synchronized by pulses on additional strobe bus lines. The number of address lines determines the number of addressable devices.
Communication buses are either synchronous or asynchronous. In a synchronous bus, data is asserted onto or retrieved from the bus synchronously with strobing signals generated by the CPU or elsewhere in the system. However, the device sending the data does not know if the data was ~1' "'...
~~ ~~'i ~ ~. ~ 'J vJ ~... .-received. In an asynchronous bus, although handshaking between communicating devices assures the sending device that the data was received, the hardware and signaling complexity is increased.
In most high-speed, computationally intensive multichannel data processing applications, digital data must be moved very rapidly to or from another processing device.
The transfer of data is performed between memory and a peripheral device via the bus without program intervention.
This is also known as direct memory access (DMA). In DMA
transfers, the device requests access to the bus via special bus request lines and the bus master arbitrates how the data is moved, (either in bytes, blocks or packets), prior to releasing the bus to the CPU.
A number of different types of bus communication systems and protocols are currently in use today to perform data transfer. As shown in the table of Figure 2, various methods have been devised to manipulate data between processing devices. Data communication buses having powerful SDLC/HDLC
(synchronous/high-level data link control) protocols exist, along with standardized parallel transmission such as small computer system interface (SCSI) and carrier-sense multiple-access/collision-detection (CSMA/CD)(Ethernet) networks. One such specialized data bus architecture is disclosed in European Patent Application Publication No. 0 525,860A2.
However, in specialized, high-speed applications, a simplified data communication bus is desired.
,. _ ,. ...' _ '_ ~>r-" t.-.

-4a-F~ccordingly, there exists a need for a simplified data processing system architecture to optimize data and message transfer between various processor modules residing on a data bus.
SCARY OF THE INVENTION
A parallel packetized intermodule arbitrated high speed control data bus system is provided which allows high speed communications between microprocessor modules in a more complex digital processing environment. The system features a simplified hardware architecture featuring fast FIFO (first-in/first-out) queuing operating at 12.5 MHz, TTL CMOS
(complimentary metal-oxide silicon) compatible level clocking signals, single bus master arbitration, synchronous clocking, DMA, and unique module addressing for multiprocessor systems.
The present invention includes a parallel data bus with sharing bus masters residing on each processing module decreeing the communication and data transfer protocols.
The high-speed intermodule communication bus (HSB) is used for communication between various microprocessor modules.
The data bus is synchronous and completely bidirectional.
Each processing module that communicates on the bus will have the described bus control architecture. The HSH comprises eight shared parallel data lines for the exchange of digital data, and two additional lines for arbitration and clock signals. No explicit bus request or grant signals are required. The HSB can also be configured as a semi-redundant system, duplicating data lines while maintaining a single component level. The bus is driven by three-state gates with WO 97150039 PC'TIUS97lI1607 resistor pullups serving as terminators to minimize signal reflections.
To move data on the HSB, each processing module must specify the data, the recipient, and the moment when the data , is valid. Only one message source, known as the bus master, is allowed to drive the bus at any given time. Since the data flow is bidirectional, the bus arbitration scheme establishes a protocol of rules to prevent collisions on the data lines when a given processing module microprocessor is executing instructions. The arbitration method depends on the detection of collisions present only on the arbitration bus and uses state machines on each data processing module to determine bus status. Additionally, the arbitration method is not daisy chained, allowing greater system flexibility.
The state machines located on each processing module are the controlling interface between the microprocessor used within a given processing module and the HSB. The circuitry required for the interface is comprised of a transmit FIFO, receive FIFO, miscellaneous directional/bidirectional signal buffers and the software code for the state machines executed in an EPLD (erasable programmable logic device).
Accordingly, it is an object of the present invention to provide a system for high-speed digital data exchange between data processing devices.
It is a further object of the invention to provide a simple method of transferring data which has been processed into and out of a digital system from a plurality of processing modules onto a bus which interconnects all data processing hardware.
It is a further object of the invention to provide an improved, simple method of data transfer.
Other obj ects and advantages of the system and method will become apparent to those skilled in the art after reading the detailed description of the preferred embodiment.
BRIEF DESCRIPTION OF THE DRAWINGS
Figure 1 is a block diagram of a typical, prior art data communication bus.
Figure 2 is a table of prior art data bus architectures.
Figure 3 is a simplified block diagram of the preferred embodiment.
Figure 4 is an electrical schematic of the preferred embodiment.
Figure 5 is a block diagram of the message transmit DMA.
Figure 6 is a block diagram of the message receive DMA.
Figure 7 is a block diagram of the digital processor system.
Figure 6 is a general flow diagram of the transmit instruction.
Figure 9 is a state diagram of the inquiry phase.
Figure 10 is a state diagram of the arbitrate phase.
Figure 11 is a state diagram of the transmit phase.
Figure 12 is a general flow diagram of the receive instruction.
Figure 13 is a state diagram of the delay phase.

Figure 14 is a state diagram of the receive phase.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
The preferred embodiment will be described with reference to the drawing figures where like numerals represent like elements throughout.
The high-speed intermodule bus (HSB) 20 of the present invention is shown in simplified form in Figure 3. The preferred embodiment comprises a bus controller 22, a transmit FIFO 24, a receive FIFO 26, an eight bit parallel data bus 26 and a serial arbitration bus 50. The ends of the bus 28 are terminated with a plurality of resistive dividers to minimize signal reflections. An internal 8 bit address and data bus 30 couples the transmit 24 and receive 26 FIFOs and bus controller 22 to a CPU 32 and DMA controller 33 located on a given processor module 34. The internal address and data bus 30 also permits communication between the CPU 32 and bus controller 22 and various memory elements such as PROM 36, SRAM 38, and DRAM 40 required to support the applications of the data processing module 34.
The HSB 20 is a packetized message transfer bus system.
Various processor modules 34 can communicate data, control and status messages via the present invention.
The HSB 20 provides high speed service for a plurality of processor modules 34 with minimum delay. The message transfer time between modules is kept short along with the overhead of accessing the data bus 28 and queuing each message. These requirements are achieved by using a _g_ moderately high clock rate and a parallel data bus 28 architecture. Transmit 24 and receive 26 FIFOs are used to simplify and speed up the interface between a processor module 34 CPU 32 and the data bus 28.
Referring to Figure 4, a common clock signal (HSB-CLK) 42 comprising a TTL compatible CMOS level signal with a frequency nominally 12.5 MHz and a duty cycle of approximately 50o synchronizes all HSB 20 components and executions. The clock 42 pulse may originate in any part of the complete digital system and its origination is beyond the scope of this disclosure.
The parallel data bus 28 (HSB DAT) lines 0-7, provides 8 bidirectional TTL compatible CMOS level signals. Only one message source, the bus controller or master 22, is allowed to drive the bus 28 at any one time. A bus arbitration scheme determines which one out of a plurality of processing modules may become bus master and when.
The relationship of the data 28 and control signal transitions to the clock 42 edges are important to recovering the data reliably at a receiving module. Data is clocked out from a transmitting module 34 onto the data bus 28 with the negative or trailing edge of the clock signal 42. The data is then clocked on the positive or leading edge of the clock signal 42 at an addressed receiving module. This feature provides a sufficient setup and hold time of approximately 40ns without violating the minimum setup time for octal register 60.

Before data can be transmitted on the data bus 28, the bus controller 22 must obtain permission from the arbitration bus 50 to prevent a possible data collision. The message source must win an arbitration from a potential multiplicity 5, of processor module 34 access requests. The winner is granted temporary bus mastership for sending a single message. After the transfer of data is complete, bus mastership is relinquished, thereby permitting bus 28 access by other processor modules 34.
No explicit bus request and grant signals are required with the serial arbitration method of the present invention.
The preferred method eliminates complex signaling and signal lines, along with the requisite centralized priority encoder and usual granting mechanism. The arbitration method is not daisy chained so that any processor module location on the bus 28 may be empty or occupied without requiring a change to address wiring.
In the present invention, the open-collector arbitration bus 50 permits multiple processing modules 34 to compete for control of the data bus 28. Since no processing module 34 in the digital system knows a priori if another processing module has accessed the arbitration bus 50, modules within the HSB
system may drive high and low level logic signals on the HSB
simultaneously, causing arbitration collisions. The collisions occur without harm to the driving circuit elements.
However, the collisions provide a method of determining bus activity.

WO 97150039 PCTlUS97111607 The arbitration bus 50 includes pullup resistors connected to a regulated voltage source to provide a logic 1 level. The arbitration bus driver 52 connects the arbitration bus 50 to ground to drive a logic 0 level. This results in a logic 1 only when no other processing module 34 drives a logic 0. The arbitration bus 50 will be low if any processing module 34 arbitration bus 50 driver 52 asserts a logic 0.
As known to those familiar with the art, the connection is called "wired-OR" since it behaves like a large NOR gate with the line going low if any device drives high (DeMorgan's theorem) . An active low receiver inverts a logic 0 level, producing an equivalent OR gate. Using positive-true logic conventions yields a "wired-AND," using negative logic yields a "wired-OR." This is used to indicate if at least one device is driving the arbitration bus 50 and does not require additional logic. Therefore, if a processing module 34 asserts a logic 1 on the arbitration bus 50 and monitors a logic 0, via buffer 53 on monitor line 55 (BUS ACT N) , the processing module 34 bus controller 22 determines that a collision has occurred and that it has lost the arbitration for access.
The arbitration method depends on the detection of collisions and uses state machines 46 and 48 within the bus controller 22 on each processing module 34 to determine arbitration bus 50 status as arbitration proceeds. All transitions on the arbitration bus 50 are synchronized to the bus clock 42. Each processor module 34 has a unique programmed binary address to present to the arbitration bus 50. The device address in the current embodiment is six bits, thereby yielding 63 unique processing module 34 identifications.
Each processing module 34 bus controller 22 located on the HSB 20 monitors, (via a buffer 53), and interrogates, (via a buffer 52), the arbitration bus (HSBI ARB1 N) 50. Six or more high level signals clocked indicate that the bus is not busy. If a processing module 34 desires to send a message, it begins arbitration by serially shifting out its own unique six bit address onto the arbitration bus 50 starting with the most significant bit. Collisions will occur on the arbitration bus 50 bit by bit as each bit of the six bit address is shifted out and examined. The first detected collision drops the processing module 34 wishing to gain access out of the arbitration. If the transmit state machine 46 of the sending module 34 detects a collision it will cease driving the arbitration bus 50, otherwise it proceeds to shift out the entire six bit address. Control of the data bus 28 is achieved if the entire address shifts out successfully with no errors.
A priority scheme results since logic 0's pull the arbitration bus 50 low. Therefore, a processor module 34 serially shifting a string of logic 0's that constitute its address will not recognize a collision until a logic 1 is shifted. Addresses having leading zeroes effectively have priority when arbitrating for the bus 50. As long as bus 28 traffic is not heavy, this effect will not be significant.

In an alternative embodiment, measures can be taken to add equity between processor modules 34 if required. This can be done by altering module arbitration ID's or the waiting period between messages.
After a successful arbitration, a processor module 34 is free to send data on the data bus 28. The bus controller 22 enables its octal bus transceiver (driver) 60 and transmits the receiving module's address via the data bus 28 followed by the data at the clock 42 rate. The arbitration bus 50 is held low by the transmitting processor module 34 during this period as an indication of a busy arbitration bus 50. The maximum allowed message length is 512 bytes. Typically, messages will be 256 bytes or shorter.
Once the data transfer is complete, the bus controller 22 disables its octal bus transceiver (drivers) 60 via line 54 (HSB A EN N) and releases the arbitration bus 50 to high.
Another arbitration anywhere in the system may then take place.
An alternative embodiment allows bus 28 arbitration to take place simultaneous with data transfer improving on data throughput throughout the digital system. In the preferred embodiment, the delay is considered insignificant obviating the added complexity.
The bus controller 22 is required to control the interface between the processing module 34 microprocessor 32 and the HSB 20 and between the HSB and the bus (data bus 28 and arbitration bus 50) signals. In the preferred embodiment -13a-the bus controller 22 is an Altera 7000 series EPLD (erasable programmable logic device). The 8 bit internal data bus 30 interfaces the bus controller 22 with the processor module 34 CPU 32. The processor module 34 CPU 32 will read and write directly to the bus controller 22 internal registers via the internal data bus 30. The bus controller 22 monitors the arbitration bus 50 for bus status. This is necessary to gain control for outgoing messages and to listen and recognize its address to receive incoming messages. The bus controller 22 monitors and controls the data FIFO's 24 and 25, DMA
controller 33, and bus buffer enable 54.
The components used in the preferred embodiment are shown in Table 1.

QTY MANUFACTURER PART NUMBER DESCRIPTION ELEMENT

1 IDT IDT7202LA-50J lKx9 Receive 24 or FIFO

Samsung KM75C02AJ50 1 IDT IDT7204LA-50J 4Kx9 Transmit 26 or FIFO

Samsung KM75C04AJ50 1 TI SN74ABT125 Quad tristate 58 or driver 3 TI SN74ABT245 TTL Octal 60 or Buf fers 1 Altera 7128E erasable 22 programmable logic device Address decoding and DMA gating are required and are performed in the bus controller 22. The bus controller 22 also contains a number of internal registers that can be read or written to. The CPU 32 communicates with and instructs the bus controller 22 over the 8 bit internal data bus 30.
Loading the transmit FIFO 24 is handled by the bus controller 22, DMA and address decoding circuits contained within the bus controller 22. Gaining access to the bus 28 and unloading the FIFO 24 is handled by the transmit state machine.
On power up the bus controller 22 receives a hardware reset 56. The application software running on the processor module 34 CPU 32 has the option of resetting the bus controller 22 via a write strobe if the application requires a module reset. After a reset, the bus controller 22 monitors the arbitration bus 50 on line 55 to determine bus activity and to sync with the data bus 28.
After a period of inactivity the bus controller 22 knows that the bus 28 is between messages and not busy. A processor module 34 can then request control of the bus via arbitration.
If no messages are to be sent, the bus controller 22 continues to monitor the arbitration bus 50.
The processor module CPU 32 writes messages into the transmit FIFO 24 at approximately 20 MBps. The DMA
controller, a Motorola 68360 33 running at 25 MHz will be able to DMA the transmit FIFO 24 at approximately 12.5 MBps. Since only one message is allowed in the transmit FIFO 24 at any one time, the CPU 32 must buffer additional transmit messages in its own RAM 40. Since the maximum allowable message length is 512 bytes with anticipated messages averaging 256 bytes, a FIFO length of 1KB is guaranteed not to overflow. Once a message has been successfully sent, the transmit FIFO 24 flags empty and the next message can be loaded.
A typical 256 byte message sent by a processing module 34 CPU 32 at 12.5 MBps will take less than 21 usec from RAM
40 to transmit FIFO 24. Bus arbitration should occupy not more than 1 usec if the bus is not busy. Total elapsed time from the loading of one transmit message to the next is approximately 43 to 64 usec. Since not many messages can queue during this period, circular RAM buffers are not required.
As shown in Figures 5 and 7, during DMA transfers, the DMA controller 33 disables the processor module 34 CPU 32 and assumes control of the internal data bus 30. The DMA transfer is brought about by the processor module 34 or by a request f rom another processor module 134 . The other processor 134 successfully arbitrates control of the data bus 28 and signals the processor module CPU 32. The CPU 32 gives permission and releases control of bus 30. The processor module CPU 32 signals the DMA controller 33 to initiate a data transfer.
The DMA controller 33 generates the necessary addresses and tracks the number of bytes moved and in what direction. A
byte and address counter are a part of the DMA controller 33.
Both are loaded from the processor module CPU 32 to setup the desired DMA transfer. On command from the CPU 32, a DMA
request i~ made and data is moved from RAM memory 40 to the transmit FIFO 24.
Data transferred on the bus 26 is monitored by each processing module 34 located on the bus 28. Each bus controller 22 in the entire processor system contains the destination addresses of all devices on the bus 28. If a match is found, the input to that receiving processing module 34 FIFO 26 is enabled. Since multiple messages may be received by this FIFO 26, it must have more storage than a transmit FIFO 24. The receive FIFO 26 has at a minimum 4KBx9 of storage. This amount of storage will allow at least 16 messages to queue within the receive FIFO 26 based on the message length of 256 bytes. A message burst from multiple sources could conceivably cause multiple messages to temporarily congest the receive FIFO 26. The receiving module CPU 32 must have a suitable message throughput from the receive FIFO 26 or else a data overflow will result in lost information. DMA is used to automatically transfer messages from the receive FIFO a6 to RAM 40. The transfer time from the receive FIFO 26 to RAM 40 is typically 21 usec.
When a message is received by the bus controller 22, a request for DMA service is made. Referring to Figure 6, the DMA controller 33 generates a message received hardware interrupt (DMA DONE) and signals processor module CPU 32 that it has control of the internal bus 30. An interrupt routine updates the message queue pointer and transfers the contents of receive FIFO 26 to RAM memory 40. The DMA controller 33 is then readied for the next message to be received and points to the next available message buffer. This continues until all of the contents of the receive FIFO 26 are transferred.
An end of message signal is sent by the receive FIFO 26 to the DMA controller 33 via the bus controller 22. The processor module 34 CPU 32 then regains control of the internal communication bus 30.
The total elapsed time that it takes for a source to destination message transfer is approximately 64 to 85 usec.
As shown in ipigure 7, the time is computed from when a processor module 34 starts to send a message, load its transmit FIFO 24, arbitrate and acquire the data bus 28, transfer the data to the destination receive FIFO 126, bus the message to the CPU 132, and then finally transfer the message into R.AM 140 of the recipient module 134. The actual throughput is almost 200 times that of a 8KHps time slot on a PCM highway.
Controlling the HSB 20 requires two state machines; one transmitting information 70, the other receiving information ?2. Both state machines are implemented in the bus controller 22 as programmable logic in the form of Altera's MAX + PLUS
II, Version 6.0 state machine syntax.
Any arbitrary state machine has a set of states and a set of transition rules for moving between those states at each clock edge. The transition rules depend both on the present state and on the particular combination of inputs present at the next clock edge. The Alters EPLD 22 used in the preferred embodiment contains enough register bits to represent all possible states and enough inputs and logic gates to implement the transition rules.
A general transmit program flow diagram 70 for the transmit state machine is shown in Figure 8. Within the general flow diagram 70 are three state machine diagrams for WO 97/50039 PCTlUS97l11607 the inquire 74, arbitrate 76, and transmit 78 phases of the transmit state machine.
The processor module CPU 32 initiates the inquire phase 74. As shown in Figure 9, eight states are shown along with the transition rules necessary for the bus controller 22 to sense bus activity. After initiation, a transmit request is forwarded to the bus controller 22 to see if there is bus activity. The bus controller 22 monitors the arbitration bus 50 for a minimum of 7 clock cycles. Six internal bus controller addresses are examined for collisions. If no collisions are detected, a request to arbitrate is made on the inactive bus.
As shown in Figure 10, the arbitrate request sets a flip flop 80 and begins sending out a unique identifier followed by six address bits on the arbitration line (HSBI ARB1 N) 50. A collision is detected if any of the bits transmitted are not the same as monitored. If the six bits are successfully shifted onto the bus 28, then that particular bus controller 22 has bus mastership and seizes the bus. A
transmit FIFO 24 read enable is then set. If any one of the bits suffers a collision, the arbitration bus 50 is busy and the processor module 34 stops arbitrating.
Referencing Figure 11, the transmit FIFO 24 read enable sets a flip-flop 82 and initiates a transmit enable. The contents of transmit FIFO 24 are output through the bus controller 22, through octal bus transceiver 60, onto the data bus 28. The data is transmitted until an end of message flag is encountered. Once the transmit FIFO 24 is emptied, a clear transmit request signal is output, returning the bus controller 22 back to monitoring the bus 28.
The state machine for controlling the receive FIFO 26 is similarly reduced into two state machines. As shown in Figure 12, a general flow diagram is shown for controlling the receive FIFO 26.
Referencing Figure 12, the bus controller 22 monitors the arbitration bus 50 for a period lasting seven clock cycles.
Bus activity is determined by the reception of a leading start bit from another processor module 34 bus controller 22. If after seven clock cycles the bus has not been seized, a receive alert signal is input to receive flip-flop 89.
As shown in Figure 13, the bus controller 22 examines the first bit of data transmitted and compares it with its own address. If the first data bit is the unique identifier for that bus controller 22, data is accumulated until an end of message flag is encountered. If the first data bit is not the unique identifier of the listening bus controller 22, the bus controller 22 returns to the listening state.
There are two embodiments for the software to transmit messages. The first embodiment will allow waiting an average of 50 usec to send a message since there are no system interrupts performed. This simplifies queuing and unqueuing messages. The second embodiment assumes that messages are being sent fast, the operating system is fast and preemptive, system interrupts are handled quickly, and idling of the processor 32 is not allowed while messaging.
Upon completion of the transmit DMA, data bus 28 arbitration must take place. After the data bus 28 has been sucessfully arbitrated, the bus controller 22 may release the transmit FIFO 24 thereby placing the contents on the data bus 28. An empty flag signals a complete transfer to the bus controller 22 and processor module 34 CPU 32.
While specific embodiments of the present invention have been shown and described, many modifications and variations could be made by one skilled in the art without departing from the spirit and scope of the invention. The above description serves to illustrate and not limit the particular form in any way.

Claims (19)

I claim:

1. A high speed packetized bus architecture for transferring digital data between a plurality of data processing modules (34) comprising a plurality of parallel data lines (28) for transmitting information between the data processing modules (34), a common high clock rate signal (42) to synchronize all of the data processing modules (34), a requesting data processing module (34), a bus controller (22) coupled to a transmit FIFO
(24) and a receive FIFO (26) included on each of the data processing modules (34), characterized by:
a single, serial arbitration line (50), separate from the plurality of parallel data lines (28) and coupled to all of the plurality of data processing modules (34), for the requesting data processing module (34) to gain access to the data lines (28); and the bus controller (22) coupled to the data lines (28) and arbitration line (50), such that the bus controller (22) must obtain exclusive access to said arbitration line (50) prior to gaining access to the data lines (28), thereby allowing high speed data communications between the data processing modules (34).

2. The bus architecture as defined by claim 1 characterized in that the bus controller (22) is an erasable programmable logic device.

3. The bus architecture as defined by claim 1, further characterized by unique arbitration addresses for all the data processing modules located on the high speed data bus.

4. The bus architecture as defined by claim 1 characterized in that the parallel data lines (28) are bidirectional and synchronous.

5. The bus architecture as defined by claim 4 characterized in that the bus controller (22) executes bus transmit and receive state machine code.

6. The bus architecture as defined by claim 5 characterized in that the requesting module (34) asserts said unique address of the requesting module on said serial arbitration line (50) and monitors said arbitration line (50) for possible collisions with other information present on said arbitration line (50), bit by bit, until the requesting module's (34) address can be completely shifted out of the requesting module's bus controller (22).

7. The bus architecture as defined by claim 6 characterized in that data is asserted on the data lines (28) once the requesting module (34) has received an acknowledgment from said arbitration line (50) that no arbitration collisions have taken place and the data lines (28) are allocated to the requesting processing module (34).

8. The bus architecture as defined by claim 7 characterized in that a primary processor (32) of the requesting processing module (34) generates a message request and passes said request to the bus controller (22) of the requesting module (34), which encapsulates said request for arbitration and transmission on the parallel data lines (28).

9. The bus architecture as defined by claim 8 characterized in that said message request is received by the bus controller (22) of the receiving module (34), said message request is verified against its own address and transmitted along an internal bus (30) to a primary processor (32) and a DMA (direct memory access) controller (33) of said receiving module (34) where said DMA
controller (33) assumes control and directs the data to an internal memory (40) coupled to said internal bus (30).

10. The bus architecture as defined by claim 9 characterized in that said receiving module's (39) receive FIFO (26) sends an end of message signal to said internal DMA controller (33) on said internal bus (30) upon complete transference of all data from said receive FIFO (26) to said memory (40) thereby relinquishing control back to said primary processor (32).

11. A method for high speed data transfer between a plurality of data processing modules (34) including a transmitting, or requesting module and a receiving module on a parallel data bus architecture having a serial arbitration line (50) and at least two data lines (28), a common high clock rate signal (42) to synchronize all of the data processing modules (34), a bus controller (22) coupled to a transmit FIFO (24) and a receiver FIFO (26) included on all of the processing modules (34), characterized in the steps of:
inquiring whether there is bus activity by the requesting module (34);
transmitting the requesting module's address on the arbitration line (50) which is coupled to all of the processing modules (34) from the requesting module (34) to the receiving module (34) to arbitrate for the data bus (28) prior to data delivery;
detecting possible collisions on the arbitration line (50) by the requesting module (34) to determine data bus (28) activity;
allocating the arbitration line (50) by the requesting module (34) upon successful transmission of the requesting module's (34) address;
allocating and seizing the data bus (28) by the requesting module (34) upon a successful arbitration;
monitoring of the arbitration line (50) by a receiving module's bus controller (22);
recognition of its own address by the receiving module (34) asserting data on the data bus (28) via a transmit FIFO (24) by the requesting module (34);
accumulation of said data via a receive FIFO (26) by the receiving module (34);
deasserting the arbitration line (50) by the requesting module (34) once data transfer is complete;

whereby data is transferred between the processing modules (34) at high speed.

12. The method as defined by claim 11 further characterized where additional data may be transferred between the requesting and receiving modules (34) upon a successful arbitration and assertion of new data on the data bus (28).

13. The method as defined by claim 12 further characterized where the requesting module (34) deasserts said arbitration line (50) by applying a high level signal to the arbitration line (50) indicating that no further data transfers between the requesting and receiving modules (34) are to take place.

14. The method as defined by claim 13 further characterized where the step of inquiring further includes monitoring the arbitration line (50) for a minimum of seven address bits to observe for possible collisions between said address information placed on the arbitration line (50) and traffic already present.

15. The method as defined by claim 14 further characterized where the step of transmitting the requesting module's (34) address on said arbitration line (50) denotes a relative priority for access to the data lines (28).

16. The method as defined by claim 15 further characterized where the step of detecting collisions further includes monitoring the arbitration line (50) for seven address bits of the requesting module's (34) address for collisions prior to seizing the arbitration line (50).

17. The method as defined by claim 16 further characterized where the step of allocating the arbitration line (50) further includes placing a high signal on the arbitration line (50) by the requesting module (34) after a successful arbitration has been achieved and prior to data delivery.

18. The method as defined by claim 17 further characterized where the step of monitoring the arbitration line (50) by the receiving module (34) further includes monitoring the arbitration line (50) for a minimum of seven clock cycles and if the arbitration line (50) has not been seized, a receive alert signal is posted for address recognition.

19. The method as defined by claim 18 further characterized where the step of recognition further includes monitoring the arbitration line (50) to compare against the receiving module's (34) own address whereby if one bit of said address does not correspond, the receiving module (34) returns to a listening state.