CA2281399A1 - High speed weighted fair queuing system for atm switches - Google Patents

High speed weighted fair queuing system for atm switches Download PDF

Info

Publication number
CA2281399A1
CA2281399A1 CA002281399A CA2281399A CA2281399A1 CA 2281399 A1 CA2281399 A1 CA 2281399A1 CA 002281399 A CA002281399 A CA 002281399A CA 2281399 A CA2281399 A CA 2281399A CA 2281399 A1 CA2281399 A1 CA 2281399A1
Authority
CA
Canada
Prior art keywords
connections
sorting
fair queuing
weighted fair
bins
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA002281399A
Other languages
French (fr)
Other versions
CA2281399C (en
Inventor
Chien Chen
Linhai He
Albert Kai-Sun Wong
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nokia of America Corp
Original Assignee
Lucent Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lucent Technologies Inc filed Critical Lucent Technologies Inc
Publication of CA2281399A1 publication Critical patent/CA2281399A1/en
Application granted granted Critical
Publication of CA2281399C publication Critical patent/CA2281399C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/50—Queue scheduling
    • H04L47/62—Queue scheduling characterised by scheduling criteria
    • H04L47/6215—Individual queue per QOS, rate or priority
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/50—Queue scheduling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/50—Queue scheduling
    • H04L47/52—Queue scheduling by attributing bandwidth to queues
    • H04L47/522—Dynamic queue service slot or variable bandwidth allocation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/50—Queue scheduling
    • H04L47/62—Queue scheduling characterised by scheduling criteria
    • H04L47/622—Queue service order
    • H04L47/623—Weighted service order
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/50—Queue scheduling
    • H04L47/62—Queue scheduling characterised by scheduling criteria
    • H04L47/625—Queue scheduling characterised by scheduling criteria for service slots or service orders
    • H04L47/6265—Queue scheduling characterised by scheduling criteria for service slots or service orders past bandwidth allocation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3027—Output queuing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/5651—Priority, marking, classes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
    • H04L2012/5679—Arbitration or scheduling

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

Methods and apparatus for an ATM network for implementing a fair servicing of all connections during a back-logged condition through the use of a weighted fair queuing technique. The system is particularly suited for systems where the packets/cells ere of a fixed size. Although some important approximations are made in the proposed implementation, all of the properties of an ideal weighted fair queuing algorithm are preserved. The sorting methods and apparatus are advantageous in that it is possible to maintain appropriate servicing of connections without sorting all of the individual connections. This may be accomplished by pro-sorting each of the individual virtual circuit connections into a finite number of predetermined bins according to a weight associated with the connection. Thereafter, only the bins need be sorted without having to sort each of the individual connections. Further aspects of the invention include storing the bins in a matrix with an offset value dependent upon the current potential of the bin. In this manner, the overall sorting required to determine the next connection to service is substantially reduced. Accordingly, the invention is suitable for implementations having transmission speeds of multiple gigabits-per-second.
CA002281399A 1998-09-15 1999-09-02 High speed weighted fair queuing system for atm switches Expired - Fee Related CA2281399C (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/153,352 1998-09-15
US09/153,352 US6829218B1 (en) 1998-09-15 1998-09-15 High speed weighted fair queuing system for ATM switches

Publications (2)

Publication Number Publication Date
CA2281399A1 true CA2281399A1 (en) 2000-03-15
CA2281399C CA2281399C (en) 2005-11-08

Family

ID=22546847

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002281399A Expired - Fee Related CA2281399C (en) 1998-09-15 1999-09-02 High speed weighted fair queuing system for atm switches

Country Status (4)

Country Link
US (2) US6829218B1 (en)
EP (1) EP1021060B1 (en)
CA (1) CA2281399C (en)
DE (1) DE69940592D1 (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7284111B1 (en) 2002-04-17 2007-10-16 Dinochip, Inc. Integrated multidimensional sorter
GB0226249D0 (en) * 2002-11-11 2002-12-18 Clearspeed Technology Ltd Traffic handling system
US7362765B1 (en) * 2003-12-15 2008-04-22 Dinochip, Inc. Network traffic management system with floating point sorter
US7352697B1 (en) 2004-06-23 2008-04-01 Dinochip, Inc. Network processing using fractional time stamp values
US7801164B2 (en) * 2006-04-27 2010-09-21 Agere Systems Inc. Two dimensional timeout table mechanism with optimized delay characteristics
US8165033B1 (en) 2007-08-30 2012-04-24 Altera Corporation Method and apparatus for performing generalized processor sharing scheduling
US8462802B2 (en) * 2010-09-13 2013-06-11 Juniper Networks, Inc. Hybrid weighted round robin (WRR) traffic scheduling

Family Cites Families (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4616359A (en) 1983-12-19 1986-10-07 At&T Bell Laboratories Adaptive preferential flow control for packet switching system
DE69130853T2 (en) 1990-11-21 1999-07-22 At & T Corp Bandwidth management and congestion protection for access to broadband ISDN networks
US5179556A (en) 1991-08-02 1993-01-12 Washington University Bandwidth management and congestion control scheme for multicast ATM networks
JPH06169320A (en) 1992-10-02 1994-06-14 Toshiba Corp Atm cell making device
FI92361C (en) * 1992-12-14 1994-10-25 Nokia Telecommunications Oy Procedure for controlling overload situations in a frame switching network and a node for a frame switching network
US5457687A (en) 1993-09-02 1995-10-10 Network Equipment Technologies, Inc. Method and apparatus for backward explicit congestion notification (BECN) in an ATM network
GB2288096B (en) 1994-03-23 1999-04-28 Roke Manor Research Apparatus and method of processing bandwidth requirements in an ATM switch
US5583861A (en) 1994-04-28 1996-12-10 Integrated Telecom Technology ATM switching element and method having independently accessible cell memories
KR0161613B1 (en) 1994-09-02 1998-12-01 가나이 쓰토무 Atm interface and shaping method
US5535201A (en) 1995-05-10 1996-07-09 Mitsubishi Electric Research Laboratories, Inc. Traffic shaping system using two dimensional timing chains
US5675576A (en) 1995-06-05 1997-10-07 Lucent Technologies Inc. Concestion control system and method for packet switched networks providing max-min fairness
EP0748086A1 (en) 1995-06-09 1996-12-11 Siemens Aktiengesellschaft Method for scheduling message cells leaving an ATM node
US5737314A (en) 1995-06-16 1998-04-07 Hitachi, Ltd. ATM exchange, ATM multiplexer and network trunk apparatus
US5805577A (en) 1995-07-20 1998-09-08 Jain; Raj Erica: explicit rate indication for congestion avoidance in ATM networks
KR0147136B1 (en) 1995-11-04 1998-08-17 양승택 Equipment and method for congestion control in atm network
JP2723097B2 (en) 1995-12-04 1998-03-09 日本電気株式会社 QOS routing device
US5689508A (en) * 1995-12-21 1997-11-18 Xerox Corporation Reservation ring mechanism for providing fair queued access in a fast packet switch networks
US5737313A (en) 1996-03-15 1998-04-07 Nec Usa, Inc. Design of a closed loop feed back control for ABR service
US5812527A (en) 1996-04-01 1998-09-22 Motorola Inc. Simplified calculation of cell transmission rates in a cell based netwook
US5859835A (en) * 1996-04-15 1999-01-12 The Regents Of The University Of California Traffic scheduling system and method for packet-switched networks
US5754530A (en) 1996-04-18 1998-05-19 Northern Telecom Limited Flow control of ABR traffic in ATM networks
JP2927340B2 (en) 1996-05-15 1999-07-28 日本電気株式会社 Rate control method in ATM network
US6064651A (en) * 1996-06-27 2000-05-16 Xerox Corporation Rate shaping in per-flow output queued routing mechanisms for statistical bit rate service
US6064677A (en) * 1996-06-27 2000-05-16 Xerox Corporation Multiple rate sensitive priority queues for reducing relative data transport unit delay variations in time multiplexed outputs from output queued routing mechanisms
US6038217A (en) * 1996-06-27 2000-03-14 Xerox Corporation Rate shaping in per-flow output queued routing mechanisms for available bit rate (ABR) service in networks having segmented ABR control loops
US5901147A (en) 1996-08-30 1999-05-04 Mmc Networks, Inc. Apparatus and methods to change thresholds to control congestion in ATM switches
US5959993A (en) 1996-09-13 1999-09-28 Lsi Logic Corporation Scheduler design for ATM switches, and its implementation in a distributed shared memory architecture
US5949789A (en) * 1996-11-21 1999-09-07 Xerox Corporation Arbitration ring for accessing a limited bandwidth switching network
US5805599A (en) 1996-12-04 1998-09-08 At&T Corp. Adaptive channel allocation system for communication network
US6167030A (en) * 1997-03-20 2000-12-26 Nokia Telecommunications, Oy Buffer-based traffic measurement system and method for nominal bit rate (NBR) service
US5864540A (en) * 1997-04-04 1999-01-26 At&T Corp/Csi Zeinet(A Cabletron Co.) Method for integrated traffic shaping in a packet-switched network
FR2766592B1 (en) * 1997-07-23 1999-08-27 Bull Sa DEVICE AND METHOD FOR DYNAMICALLY REGULATING THE ALLOCATION OF RESOURCES ON A COMPUTER SYSTEM
US5956340A (en) * 1997-08-05 1999-09-21 Ramot University Authority For Applied Research And Industrial Development Ltd. Space efficient fair queuing by stochastic Memory multiplexing
US6408005B1 (en) * 1997-09-05 2002-06-18 Nec Usa, Inc. Dynamic rate control scheduler for ATM networks
US6069872A (en) 1997-11-20 2000-05-30 Cabletron Systems, Inc. Explicit rate congestion control system and method
US6091730A (en) * 1998-03-30 2000-07-18 Lucent Technologies Inc. Control of asynchronous transfer mode (ATM) switching networks
US6198723B1 (en) * 1998-04-14 2001-03-06 Paxonet Communications, Inc. Asynchronous transfer mode traffic shapers

Also Published As

Publication number Publication date
US6829218B1 (en) 2004-12-07
CA2281399C (en) 2005-11-08
US7817644B2 (en) 2010-10-19
EP1021060A3 (en) 2003-01-02
EP1021060A2 (en) 2000-07-19
US20050083946A1 (en) 2005-04-21
EP1021060B1 (en) 2009-03-18
DE69940592D1 (en) 2009-04-30

Similar Documents

Publication Publication Date Title
Glacopelli et al. Sunshine: A high performance self-routing broadband packet switch architecture
US5689500A (en) Multistage network having multicast routing congestion feedback
CA2246514C (en) Virtual path shaping
US6092108A (en) Dynamic threshold packet filtering of application processor frames
CA2305700A1 (en) Hierarchical schedules for different atm traffic
AU4713899A (en) Cbr/vbr traffic scheduler
TW326117B (en) Scheduler for an information packet switch
US6430153B1 (en) Trunk delay simulator
EP0843500A3 (en) ATM Switching system
CA2239133A1 (en) Multicast methodology and apparatus for backpressure - based switching fabric
CA2281399A1 (en) High speed weighted fair queuing system for atm switches
CA2113970A1 (en) Method for managing the throughput of digitally coded messages transported through an asynchronous network particularly an atm network and device for its embodiment
US6445706B1 (en) Method and device in telecommunications system
US6970466B2 (en) Packet switching apparatus
CA2369432A1 (en) System and method for reassembling packets in a network element
JP2953739B2 (en) Buffer control method
Collier et al. Efficient analysis of shared buffer management strategies in ATM networks under non-uniform bursty traffic
Rojas-Cessa et al. Load-balanced combined input-crosspoint buffered packet switch and long round-trip times
EP1032241A2 (en) Method and system for switching using an arbitrator
US6445708B1 (en) ATM switch with VC priority buffers
EP0853851A1 (en) Atm switch with vc priority buffers
WO1999025147A2 (en) A frame discard mechanism for packet switches
US20040114617A1 (en) Apparatus and method for Weighted Round-Robin cell scheduling for Asynchronous Transfer Mode
CA2280782A1 (en) Method and circuit arrangement for the transmission of message cells during the course of virtual connections having different priorities
Hu et al. Train queue processing for highly scalable switch fabric design

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed