CA2319636A1 - Wafer carrier and semiconductor apparatus for processing a semiconductor substrate - Google Patents
Wafer carrier and semiconductor apparatus for processing a semiconductor substrate Download PDFInfo
- Publication number
- CA2319636A1 CA2319636A1 CA002319636A CA2319636A CA2319636A1 CA 2319636 A1 CA2319636 A1 CA 2319636A1 CA 002319636 A CA002319636 A CA 002319636A CA 2319636 A CA2319636 A CA 2319636A CA 2319636 A1 CA2319636 A1 CA 2319636A1
- Authority
- CA
- Canada
- Prior art keywords
- wafer carrier
- substrate
- wafer
- recessed
- recessed bottom
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/68—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/687—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
- H01L21/68714—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
- H01L21/68735—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by edge profile or support profile
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/458—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for supporting substrates in the reaction chamber
- C23C16/4582—Rigid and flat substrates, e.g. plates or discs
- C23C16/4583—Rigid and flat substrates, e.g. plates or discs the substrate being supported substantially horizontally
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/54—Apparatus specially adapted for continuous coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/673—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere using specially adapted carriers or holders; Fixing the workpieces on such carriers or holders
- H01L21/67346—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere using specially adapted carriers or holders; Fixing the workpieces on such carriers or holders characterized by being specially adapted for supporting a single substrate or by comprising a stack of such individual supports
Abstract
A wafer carrier (34) is provided comprised of a circular plate having a flat edge region (31) extending around the circumference of the plate. The plate has a circular recessed center region with a recessed bottom surface and includes an upwardly inclined surface (33) around the periphery of the recessed bottom surface. A substrate (35) is placed in the center region where it is supported by a portion of the upwardly inclined surface and is spaced apart from the recessed bottom surface such that the substrate is supported only around its edge. The wafer carrier minimizes surface contact with the substrate thereby minimizing metal contamination and surface damage to the backside of a substrate and prevents deposition on the baskside of the substrate.
Description
WAFER CARRIER AND SEMICONDUCTOR APPARATUS FOR
PROCESSING A SEMICONDUCTOR SUBSTRATE
FIELD OF THE INVENTION
The invention relates generally to the field of semiconductor processing and more specifically to a wafer carrier and semiconductor apparatus for processing a semiconductor substrate which minimizes contact with the backside of the substrate.
BACKGROUND OF THE INVENTION
In the manufacture of semiconductors and integrated circuits, various films or layers of materials are deposited during the fabrication of such circuits.
Dielectric films are widely deposited on semiconductor wafers to electrically isolate conductive layers 1 S and enable useful interconnects between such layers. Dielectrics, and other films, are often formed by chemical vapor deposition (CVD). The CVD process deposits a material on a surface of a substrate by transport and reaction of certain gaseous precursors on the surface. CVD reactors come in many forms. Low pressure CVD
systems (LPCVD) and atmospheric pressure CVD systems (APCVD) operate on thermal CVD principles. Plasma may be employed to assist decomposition of chemicals for reaction in plasma enhanced CVD systems (PECVD), and in high density plasma (I-~P) systems.
Since CVD deposits the components of the precursor chemicals, it is important to minimize contaminants in the CVD reactor environment because such contaminants may become deposited in the film. Contaminants in the film damage the function of the devices on the wafer and reduce the device yields. Metal contamination is especially detrimental on silicon wafers because the metal impurities can alter the properties of the wafer and devices after thermal processing and affect gate oxides.
Contaminants can arise from many sources. In addition to the presence of impurities in the precursor chemicals, contaminants can arise from the CVD
systems themselves. During semiconductor processing metal atom contaminants may arise from some of the metal components making up the processing equipment. Such contaminants may be delivered to the semiconductor substrates where they contaminate the substrate surfaces and/or deposit in the film.
PROCESSING A SEMICONDUCTOR SUBSTRATE
FIELD OF THE INVENTION
The invention relates generally to the field of semiconductor processing and more specifically to a wafer carrier and semiconductor apparatus for processing a semiconductor substrate which minimizes contact with the backside of the substrate.
BACKGROUND OF THE INVENTION
In the manufacture of semiconductors and integrated circuits, various films or layers of materials are deposited during the fabrication of such circuits.
Dielectric films are widely deposited on semiconductor wafers to electrically isolate conductive layers 1 S and enable useful interconnects between such layers. Dielectrics, and other films, are often formed by chemical vapor deposition (CVD). The CVD process deposits a material on a surface of a substrate by transport and reaction of certain gaseous precursors on the surface. CVD reactors come in many forms. Low pressure CVD
systems (LPCVD) and atmospheric pressure CVD systems (APCVD) operate on thermal CVD principles. Plasma may be employed to assist decomposition of chemicals for reaction in plasma enhanced CVD systems (PECVD), and in high density plasma (I-~P) systems.
Since CVD deposits the components of the precursor chemicals, it is important to minimize contaminants in the CVD reactor environment because such contaminants may become deposited in the film. Contaminants in the film damage the function of the devices on the wafer and reduce the device yields. Metal contamination is especially detrimental on silicon wafers because the metal impurities can alter the properties of the wafer and devices after thermal processing and affect gate oxides.
Contaminants can arise from many sources. In addition to the presence of impurities in the precursor chemicals, contaminants can arise from the CVD
systems themselves. During semiconductor processing metal atom contaminants may arise from some of the metal components making up the processing equipment. Such contaminants may be delivered to the semiconductor substrates where they contaminate the substrate surfaces and/or deposit in the film.
One source of metal contamination is the wafer support. In conventional systems, the wafer is typically in contact with the wafer support. During processing, contamination of the wafer can occur from the support. Additionally, contact with the wafer support can damage the backside surface of the wafer. This presents a problem when thin films are later deposited on the backside of the wafer. Scratches caused by contact with the wafer support can create defects in the films.
Moreover, for certain applications (called backseal applications) it is important that no deposition occur on the backside of the wafer during deposition on the front side of the wafer. Thus, not only is it important to minimize contact with the wafer for minimizing contamination and scratches on the wafer, it is at times important to seal the wafer from the deposition gases.
Prior art wafer carriers typically support he wafer by contacting a substantial area of the backside of the wafer. Such surface contact with the wafer promotes metal contamination and damaging of the backside surface. Another prior art wafer carrier, as described in U.S. Pat. No. 5,645,646, employs a plurality of support plates projecting from the surface of a plate to support the wafer. This design suffers from the same limitations, by providing surface contact with the wafer at a variety of locations.
Moreover, this design allows deposition on the backside of the wafer and thus would not be suitable for backseal applications. It is desirable to provide a wafer support than minimizes surface contact with the substrate and is also capable of preventing deposition on the backside of the wafer.
OBJECTS AND SUMMARY OF THE INVENTION
Accordingly, it is an object of the present invention to provide an improved wafer carrier.
More particularly, it is an object of the present invention to provide a wafer carrier that minimizes surface contact with a substrate thereby minimizing metal contamination and surface damage to the backside of a substrate.
It is a further object of the present invention to provide a wafer carrier that prevents deposition on the backside of a substrate.
A related object of the present invention is to provide a wafer carrier that promotes uniform deposition on the topside of a substrate.
Moreover, for certain applications (called backseal applications) it is important that no deposition occur on the backside of the wafer during deposition on the front side of the wafer. Thus, not only is it important to minimize contact with the wafer for minimizing contamination and scratches on the wafer, it is at times important to seal the wafer from the deposition gases.
Prior art wafer carriers typically support he wafer by contacting a substantial area of the backside of the wafer. Such surface contact with the wafer promotes metal contamination and damaging of the backside surface. Another prior art wafer carrier, as described in U.S. Pat. No. 5,645,646, employs a plurality of support plates projecting from the surface of a plate to support the wafer. This design suffers from the same limitations, by providing surface contact with the wafer at a variety of locations.
Moreover, this design allows deposition on the backside of the wafer and thus would not be suitable for backseal applications. It is desirable to provide a wafer support than minimizes surface contact with the substrate and is also capable of preventing deposition on the backside of the wafer.
OBJECTS AND SUMMARY OF THE INVENTION
Accordingly, it is an object of the present invention to provide an improved wafer carrier.
More particularly, it is an object of the present invention to provide a wafer carrier that minimizes surface contact with a substrate thereby minimizing metal contamination and surface damage to the backside of a substrate.
It is a further object of the present invention to provide a wafer carrier that prevents deposition on the backside of a substrate.
A related object of the present invention is to provide a wafer carrier that promotes uniform deposition on the topside of a substrate.
These and other objects and advantages are achieved by the wafer carrier of the invention disclosed herein. The wafer carrier includes a circular plate having a flat edge region extending around the circumference of the plate. The plate has a circular recessed center region with a recessed bottom surface and includes an upwardly inclined surface around the periphery of the recessed bottom surface. A
substrate (also referred to as a "wafer") is placed in the center region where it is supported by a portion of the upwardly inclined surface and is spaced apart from the recessed bottom surface such that the substrate is supported by the wafer Garner only around its peripheral edge.
BRIEF DESCRIPTION OF THE DRAWINGS
Other objects and advantages of the present invention become apparent upon reading of the detailed description of the invention provided below and upon reference to the drawings in which:
FIG. 1 is a partial schematic view, partially in cross-section, of a chemical vapor deposition (CVD) system apparatus which may be employed with the present invention in accordance with one embodiment.
FIG. 2 is a top view of a wafer carrier in accordance with one embodiment of the present invention.
FIG. 3 is a cross-sectional side view of a portion of the wafer carrier in accordance with the present invention.
FIG. 4 is an enlarged cross-sectional side view of a portion of the wafer carrier showing placement of a wafer in accordance with the present invention DETAILED DESCRIPTION OF THE INVENTION
Turning to the drawings, wherein like components are designated by like reference numerals, FIG. I shows a schematic representation of an apparatus that can employ the wafer carrier of the present invention. FIG. 1 depicts a chemical vapor deposition (CVD) system 10 which generally includes a CVD reactor 20 and a gas delivery system 15 having conduits for delivery of gases to the reactor 20.
CVD reactor 20 is shown as a conveyorized atmospheric pressure CVD {APCVD) type reactor, which is more fully descried in U.S. Patent No. 4,834,020 and is herein incorporated by reference. It is important to note that although an APCVD reactor is shown, the inventive method may be practiced using other types of CVD reactors such as low pressure CVD (LPCVD}, plasma enhanced CVD (PECVD) reactors, and high density plasma (HDP) reactors. The APCVD reactor 20 shown in FIG. 1 typically includes a muffle 31, a plurality of injectors 30 defining multiple stages (for simplicity only one injector 30, and thus one stage is shown) and a conveyor belt 34. The reactor 20 may comprise four stages, each of which are substantially identical. Within the muffle 31, a plurality of curtains 32 are placed around both sides of the injector 30 to isolate an area, and therebetween forming a deposition chamber area 33.
To deposit a film of material on the surface of a semiconductor device, a substrate 35 is placed on the conveyor belt 34 and is delivered into the muffle 31 and through the deposition chamber area 33. In the deposition chamber area 33, gaseous chemicals are conveyed by the injector 30 to the area proximate the surface of the substrate 35, wherein the gaseous chemicals react and deposit a film of material on the surface of the substrate 35.
In order to deposit layers of a desired composition and purity on the surface of the substrate 35, it is important that the wafer support secure the substrate without contaminating and/or damaging the surfaces of the substrate. The present invention promotes the reduction of contaminates and physical damage on the surface of the substrate by supporting the substrate at its peripheral edge. According to one embodiment of the present invention, the substrate is placed in the wafer carrier and the wafer carrier is placed on the conveyor belt 34, which is then delivered to through the deposition chamber 33. In this particular example, a conveyorized type CVD
reactor is shown. It should be understood, that a single wafer system where a single wafer is moved in and out of a single reactor chamber, may also be employed with the wafer carrier of the present invention.
The wafer carrier is shown in more detail with reference to FIGS. 2 and 3. The wafer Garner 40 comprises a circular plate 42 having a flat edge region 44 extending around the circumference of the plate 42, and a circular recessed center region 45. The recessed center region 45 comprises a recessed bottom surface 46 and an upwardly inclined surface 48 around the periphery of the recessed bottom surface 46.
The edge region 49 of the recessed center 45 is perpendicular to the plane of the recessed bottom surface 46. Preferably, although it is not necessary, at least one opening SO
is provided _S-in the bottom surface 46 of the circular recessed region 45. The opening receives a pin (not shown) which engages the wafer to receive and remove the wafer firm the wafer carrier.
To support a substrate or wafer, the substrate is placed in the recessed center region 45 as shown in Fig. 4. Of particular advantage the wafer carrier of the present invention provides for supporting the wafer only around its peripheral edge.
Specifically, the substrate is placed in the center region and is supported around its periphery by a portion of the upwardly inclined surface 48. The sole contact between the wafer and wafer carrier occurs on the inclined surface, where the curved surface of the wafer edge rests on the carrier. The rest of the wafer backside surface (that is the rest of the wafer besides its peripheral edge) is spaced apart from the bottom surface 46 and thus is not in contact with the wafer carrier. In an alternative embodiment, it is also possible that the inclined surface only extends along a radial distance sufficient to ensure contact with the wafer with a vertical step to the bottom of the carrier.
Preferably, the edge region 49 has a depth that is substantially the same as the thickness of the wafer "t" such that when the wafer is placed in the wafer carrier and contacts a portion of the upwardly inclined surface 48, the top surface of the wafer is substantially flush with the flat edge surface 44 of the wafer Garner. This enhances deposition on the wafer by addressing what is known as the "edge effect." The edge effect is a phenomenon where the edge of the wafer creates disturbances in gas flow and/or temperature uniformity which reduce the uniformity of the deposited film. The edge effect is fiurther minimized by the wafer carrier of the present invention, by effectively extending the edge of the wafer by the flat edge region 44. The edge effect now takes place over the flat edge region 44, leaving uniform deposition to occur along the entire surface of the wafer.
Of particular advantage, as shown in Fig. 4 the wafer contacts the wafer support only along the periphery of the wafer edge 50 where the wafer is supported by the inclined surface 48 of the recessed center 45. The point, or line contact, minimizes contact with the wafer in contrast to the surface contact made in the prior art carriers.
By minimizing the surface contact, the present invention, the potential for surface damage and metal contamination is substantially reduced. Of further advantage, the prevent invention substantially eliminates the occurrence of deposition on the backside surface of the wafer. Since the wafer is supported around its entire periphery edge, the wafer is effected sealed and deposition gases do not migrate to the backside of the wafer. This allows the processing of wafers in backseal applications. Again, this is in great contrast to prior art Garners which allow backside deposition to occur.
The wafer carrier can accommodate substrates of various sizes. Preferably, the wafer carrier will have a circular center region 45 with a diameter of approximately 200mm or 300mm, to accommodate a 200 or 300 mm wafer, respectively. However, the diameter of the center recessed region can be any size. The edge region 49 of the recessed center 45 will preferably coincide with the thickness of the wafer to be supported. For example, the edge region 49 will have a depth of approximately 0.75 to 0.80 mm for a 300mm wafer.
Preferably, to support the wafer the upwardly inclined surface 48 is inclined at an angle chosen to minimize contact with the surface of the backside of the wafer. The backside edge surface 50 of the wafer is curved with a roughly semicircular cross-section. The present invention provides for an inclined contact surface that contacts the wafer only on the curved wafer edge 50 and approaches line contact with the wafer around its perimeter. Preferably, the upwardly inclined surface 48 is inclined at an angle in the range of approximately 5 to 45 degrees to the plane of the bottom recessed surface 46, with an angle of approximately 10 degrees being the most preferred.
To maintain the desirable line or point contact with the peripheral edge of the wafer and to provide secure support of the wafer, the thermal expansion of the wafer carrier is considered. Preferably, little thermal expansion occurs during the process so that the desired angle of the incline is preserved. Specifically, the wafer carrier is comprised of a material having a coefficient of thermal expansion in the range of 2.6x10'/°C to 5x106 /°C, with the lower values preferred.
Materials with suitable coefficients of thermal expansion include silicon and silicon carbide.
Supporting the wafer by a portion of the upwardly tapered edge region 48 allows the wafer to be spaced apart from the bottom surface 46 of the circular center recessed region 45. The present invention provides for spacing the wafer from contact with the wafer carrier, thereby minimizing surface damage and metal contamination to the wafer, but while maintaining heat transfer to the wafer. To promote heat transfer to the wafer, the thermal conductivity of the wafer carrier is considered. Preferably, the thermal _7_ conductivity of the wafer carrier is in the range of approximately 40 to 70 W/m/K to promote good heat transfer. To meet both the coefficient of thermal expansion and thermal conductivity requirements, the wafer carrier is preferably made of a material selected from silicon carbide, aluminum nitride, large-grained polycrystalline silicon, and silicon/silicon carbide alloy.
The inventors have found that the spacing between the backside surface of the wafer and the bottom recessed surface 46 is important for a variety of reasons. First, the spacing's effect on heat transfer must be considered. Second, wafer deflection due to weight, temperature gradients and handling must be evaluated. These criteria are met with the present invention by providing a spacing between the backside surface of the wafer and the bottom recessed surface 46 that is in the range of approximately 0.15 to 0.5 mm, with a spacing of 0.25 mm being the most preferred for 300 mm wafers.
Thus, an improved wafer carrier has been provided. The wafer carrier minimizes metal contamination and damage to the substrate and is suitable for backseal applications. Experiments run with the wafer carrier of the present invention demonstrate that the metal contamination in the films deposited on the wafer is reduced to nondetectable levers (<10° atoms/cm~).
The foregoing description of specific embodiments of the invention have been presented for the purpose of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and obviously many modifications, embodiments, and variations are possible in light of the above teaching.
It is intended that the scope of the invention be defined by the claims appended hereto and their equivalents.
substrate (also referred to as a "wafer") is placed in the center region where it is supported by a portion of the upwardly inclined surface and is spaced apart from the recessed bottom surface such that the substrate is supported by the wafer Garner only around its peripheral edge.
BRIEF DESCRIPTION OF THE DRAWINGS
Other objects and advantages of the present invention become apparent upon reading of the detailed description of the invention provided below and upon reference to the drawings in which:
FIG. 1 is a partial schematic view, partially in cross-section, of a chemical vapor deposition (CVD) system apparatus which may be employed with the present invention in accordance with one embodiment.
FIG. 2 is a top view of a wafer carrier in accordance with one embodiment of the present invention.
FIG. 3 is a cross-sectional side view of a portion of the wafer carrier in accordance with the present invention.
FIG. 4 is an enlarged cross-sectional side view of a portion of the wafer carrier showing placement of a wafer in accordance with the present invention DETAILED DESCRIPTION OF THE INVENTION
Turning to the drawings, wherein like components are designated by like reference numerals, FIG. I shows a schematic representation of an apparatus that can employ the wafer carrier of the present invention. FIG. 1 depicts a chemical vapor deposition (CVD) system 10 which generally includes a CVD reactor 20 and a gas delivery system 15 having conduits for delivery of gases to the reactor 20.
CVD reactor 20 is shown as a conveyorized atmospheric pressure CVD {APCVD) type reactor, which is more fully descried in U.S. Patent No. 4,834,020 and is herein incorporated by reference. It is important to note that although an APCVD reactor is shown, the inventive method may be practiced using other types of CVD reactors such as low pressure CVD (LPCVD}, plasma enhanced CVD (PECVD) reactors, and high density plasma (HDP) reactors. The APCVD reactor 20 shown in FIG. 1 typically includes a muffle 31, a plurality of injectors 30 defining multiple stages (for simplicity only one injector 30, and thus one stage is shown) and a conveyor belt 34. The reactor 20 may comprise four stages, each of which are substantially identical. Within the muffle 31, a plurality of curtains 32 are placed around both sides of the injector 30 to isolate an area, and therebetween forming a deposition chamber area 33.
To deposit a film of material on the surface of a semiconductor device, a substrate 35 is placed on the conveyor belt 34 and is delivered into the muffle 31 and through the deposition chamber area 33. In the deposition chamber area 33, gaseous chemicals are conveyed by the injector 30 to the area proximate the surface of the substrate 35, wherein the gaseous chemicals react and deposit a film of material on the surface of the substrate 35.
In order to deposit layers of a desired composition and purity on the surface of the substrate 35, it is important that the wafer support secure the substrate without contaminating and/or damaging the surfaces of the substrate. The present invention promotes the reduction of contaminates and physical damage on the surface of the substrate by supporting the substrate at its peripheral edge. According to one embodiment of the present invention, the substrate is placed in the wafer carrier and the wafer carrier is placed on the conveyor belt 34, which is then delivered to through the deposition chamber 33. In this particular example, a conveyorized type CVD
reactor is shown. It should be understood, that a single wafer system where a single wafer is moved in and out of a single reactor chamber, may also be employed with the wafer carrier of the present invention.
The wafer carrier is shown in more detail with reference to FIGS. 2 and 3. The wafer Garner 40 comprises a circular plate 42 having a flat edge region 44 extending around the circumference of the plate 42, and a circular recessed center region 45. The recessed center region 45 comprises a recessed bottom surface 46 and an upwardly inclined surface 48 around the periphery of the recessed bottom surface 46.
The edge region 49 of the recessed center 45 is perpendicular to the plane of the recessed bottom surface 46. Preferably, although it is not necessary, at least one opening SO
is provided _S-in the bottom surface 46 of the circular recessed region 45. The opening receives a pin (not shown) which engages the wafer to receive and remove the wafer firm the wafer carrier.
To support a substrate or wafer, the substrate is placed in the recessed center region 45 as shown in Fig. 4. Of particular advantage the wafer carrier of the present invention provides for supporting the wafer only around its peripheral edge.
Specifically, the substrate is placed in the center region and is supported around its periphery by a portion of the upwardly inclined surface 48. The sole contact between the wafer and wafer carrier occurs on the inclined surface, where the curved surface of the wafer edge rests on the carrier. The rest of the wafer backside surface (that is the rest of the wafer besides its peripheral edge) is spaced apart from the bottom surface 46 and thus is not in contact with the wafer carrier. In an alternative embodiment, it is also possible that the inclined surface only extends along a radial distance sufficient to ensure contact with the wafer with a vertical step to the bottom of the carrier.
Preferably, the edge region 49 has a depth that is substantially the same as the thickness of the wafer "t" such that when the wafer is placed in the wafer carrier and contacts a portion of the upwardly inclined surface 48, the top surface of the wafer is substantially flush with the flat edge surface 44 of the wafer Garner. This enhances deposition on the wafer by addressing what is known as the "edge effect." The edge effect is a phenomenon where the edge of the wafer creates disturbances in gas flow and/or temperature uniformity which reduce the uniformity of the deposited film. The edge effect is fiurther minimized by the wafer carrier of the present invention, by effectively extending the edge of the wafer by the flat edge region 44. The edge effect now takes place over the flat edge region 44, leaving uniform deposition to occur along the entire surface of the wafer.
Of particular advantage, as shown in Fig. 4 the wafer contacts the wafer support only along the periphery of the wafer edge 50 where the wafer is supported by the inclined surface 48 of the recessed center 45. The point, or line contact, minimizes contact with the wafer in contrast to the surface contact made in the prior art carriers.
By minimizing the surface contact, the present invention, the potential for surface damage and metal contamination is substantially reduced. Of further advantage, the prevent invention substantially eliminates the occurrence of deposition on the backside surface of the wafer. Since the wafer is supported around its entire periphery edge, the wafer is effected sealed and deposition gases do not migrate to the backside of the wafer. This allows the processing of wafers in backseal applications. Again, this is in great contrast to prior art Garners which allow backside deposition to occur.
The wafer carrier can accommodate substrates of various sizes. Preferably, the wafer carrier will have a circular center region 45 with a diameter of approximately 200mm or 300mm, to accommodate a 200 or 300 mm wafer, respectively. However, the diameter of the center recessed region can be any size. The edge region 49 of the recessed center 45 will preferably coincide with the thickness of the wafer to be supported. For example, the edge region 49 will have a depth of approximately 0.75 to 0.80 mm for a 300mm wafer.
Preferably, to support the wafer the upwardly inclined surface 48 is inclined at an angle chosen to minimize contact with the surface of the backside of the wafer. The backside edge surface 50 of the wafer is curved with a roughly semicircular cross-section. The present invention provides for an inclined contact surface that contacts the wafer only on the curved wafer edge 50 and approaches line contact with the wafer around its perimeter. Preferably, the upwardly inclined surface 48 is inclined at an angle in the range of approximately 5 to 45 degrees to the plane of the bottom recessed surface 46, with an angle of approximately 10 degrees being the most preferred.
To maintain the desirable line or point contact with the peripheral edge of the wafer and to provide secure support of the wafer, the thermal expansion of the wafer carrier is considered. Preferably, little thermal expansion occurs during the process so that the desired angle of the incline is preserved. Specifically, the wafer carrier is comprised of a material having a coefficient of thermal expansion in the range of 2.6x10'/°C to 5x106 /°C, with the lower values preferred.
Materials with suitable coefficients of thermal expansion include silicon and silicon carbide.
Supporting the wafer by a portion of the upwardly tapered edge region 48 allows the wafer to be spaced apart from the bottom surface 46 of the circular center recessed region 45. The present invention provides for spacing the wafer from contact with the wafer carrier, thereby minimizing surface damage and metal contamination to the wafer, but while maintaining heat transfer to the wafer. To promote heat transfer to the wafer, the thermal conductivity of the wafer carrier is considered. Preferably, the thermal _7_ conductivity of the wafer carrier is in the range of approximately 40 to 70 W/m/K to promote good heat transfer. To meet both the coefficient of thermal expansion and thermal conductivity requirements, the wafer carrier is preferably made of a material selected from silicon carbide, aluminum nitride, large-grained polycrystalline silicon, and silicon/silicon carbide alloy.
The inventors have found that the spacing between the backside surface of the wafer and the bottom recessed surface 46 is important for a variety of reasons. First, the spacing's effect on heat transfer must be considered. Second, wafer deflection due to weight, temperature gradients and handling must be evaluated. These criteria are met with the present invention by providing a spacing between the backside surface of the wafer and the bottom recessed surface 46 that is in the range of approximately 0.15 to 0.5 mm, with a spacing of 0.25 mm being the most preferred for 300 mm wafers.
Thus, an improved wafer carrier has been provided. The wafer carrier minimizes metal contamination and damage to the substrate and is suitable for backseal applications. Experiments run with the wafer carrier of the present invention demonstrate that the metal contamination in the films deposited on the wafer is reduced to nondetectable levers (<10° atoms/cm~).
The foregoing description of specific embodiments of the invention have been presented for the purpose of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and obviously many modifications, embodiments, and variations are possible in light of the above teaching.
It is intended that the scope of the invention be defined by the claims appended hereto and their equivalents.
Claims (23)
1. A wafer carrier for supporting a substrate, comprising:
a circular plate having a flat edge region extending around the circumference of said plate; and a circular recessed center region having a recessed bottom surface and including an upwardly inclined surface around the periphery of said recessed bottom surface, wherein the substrate is supported by a portion of the upwardly inclined surface and is spaced apart from said recessed bottom surface such that the substrate is supported by said wafer carrier only around the periphery of the substrate.
a circular plate having a flat edge region extending around the circumference of said plate; and a circular recessed center region having a recessed bottom surface and including an upwardly inclined surface around the periphery of said recessed bottom surface, wherein the substrate is supported by a portion of the upwardly inclined surface and is spaced apart from said recessed bottom surface such that the substrate is supported by said wafer carrier only around the periphery of the substrate.
2. The wafer carrier of Claim 1 wherein said recessed bottom surface further comprises at least one aperture formed therein for receiving at least one support member to engage the substrate.
3. The wafer carrier of Claim 1 wherein said circular recessed center region has a diameter of approximately 200 mm.
4. The wafer carrier of Claim 1 wherein said circular recessed center region has a diameter of approximately 300 mm.
5. The wafer carrier of Claim 1 wherein said upwardly inclined surface is inclined at an angle in the range of approximately 5 to 45 degrees to the plane of the recessed bottom surface.
6. The wafer carrier of Claim 1 wherein said upwardly inclined surface is inclined at an angle of approximately 10° to the plane of the bottom recessed surface.
7. The wafer carrier of Claim 1 wherein said wafer carrier is comprised of a material having coefficient of thermal expansion in the range of 2.6X10-6 to 5X10-6/°C.
8. The wafer carrier of Claim 1 wherein said wafer carrier is comprised of a material having thermal conductivity in the range of 40 to 70 W/m/K.
9. The wafer carrier of Claim 1 wherein said wafer carrier is comprised of a material selected from the group of silicon carbide, aluminum nitride, large-grained polycrystalline silicon and silicon/silicon carbide alloy.
10. The wafer carrier of Claim 1 wherein the wafer is spaced apart from said recessed bottom surface by a distance of approximately 0.15 to 0.5 mm.
11. The wafer carrier of Claim 1 wherein the wafer is spaced apart from said recessed bottom surface by a distance of approximately 0.25 mm.
12. The wafer carrier of Claim 1 wherein said flat edge region has a width of approximately 5 to 25 mm.
13. A reactor for depositing a layer of material on a substrate, comprising:
a deposition chamber;
a wafer carrier in the deposition chamber, the wafer carrier having a circular plate with a flat edge region extending around the circumference of said plate, and a circular recessed center region having a recessed bottom surface and an upwardly inclined surface around the periphery of said recessed bottom surface, wherein the substrate is supported by a portion of the upwardly inclined surface and is spaced apart from said recessed bottom surface such that the substrate is supported by said wafer carrier only around the peripheral edge of the substrate;
a gas inlet into the deposition chamber for conveying gases to the chamber;
and an exhaust system for removing gases from the chamber.
a deposition chamber;
a wafer carrier in the deposition chamber, the wafer carrier having a circular plate with a flat edge region extending around the circumference of said plate, and a circular recessed center region having a recessed bottom surface and an upwardly inclined surface around the periphery of said recessed bottom surface, wherein the substrate is supported by a portion of the upwardly inclined surface and is spaced apart from said recessed bottom surface such that the substrate is supported by said wafer carrier only around the peripheral edge of the substrate;
a gas inlet into the deposition chamber for conveying gases to the chamber;
and an exhaust system for removing gases from the chamber.
14. The method of Claim 13 wherein said reactor is a low pressure CVD
reactor.
reactor.
15. The method of Claim 13 wherein said reactor is a atmospheric pressure CVD reactor.
16. The method of Claim 13 wherein said reactor is a plasma enhanced CVD
reactor.
reactor.
17. A CVD processing apparatus for processing a substrate, comprising:
a muffle;
at least one CVD chamber area within said muffle;
at least one injector for conveying gases into said at least one CVD chamber area;
a conveyorized belt passing through said chamber area and said muffle; and at least one wafer carrier placed on said conveyorized belt for moving the substrate though said chamber area whereby the gases process a surface of the substrate.
a muffle;
at least one CVD chamber area within said muffle;
at least one injector for conveying gases into said at least one CVD chamber area;
a conveyorized belt passing through said chamber area and said muffle; and at least one wafer carrier placed on said conveyorized belt for moving the substrate though said chamber area whereby the gases process a surface of the substrate.
18. The CVD processing apparatus of Claim 17 wherein said wafer carrier further comprises:
a circular plate having a flat edge region extending around the circumference of said plate; and a circular recessed center region having a recessed bottom surface and including an upwardly inclined surface around the periphery of said recessed bottom surface, wherein the substrate is supported by a portion of the upwardly inclined surface and is spaced apart from said recessed bottom surface such that the substrate is supported by said wafer carrier only around the peripheral edge of the substrate.
a circular plate having a flat edge region extending around the circumference of said plate; and a circular recessed center region having a recessed bottom surface and including an upwardly inclined surface around the periphery of said recessed bottom surface, wherein the substrate is supported by a portion of the upwardly inclined surface and is spaced apart from said recessed bottom surface such that the substrate is supported by said wafer carrier only around the peripheral edge of the substrate.
19. The wafer carrier of Claim 18 wherein said upwardly inclined surface is inclined at an angle of approximately 10° to the plane of the recessed bottom surface.
20. The wafer carrier of Claim 17 wherein said wafer carrier is comprised of a material having coefficient of thermal expansion in the range of 2.6X10-6 to SX10-6/°C.
21. The wafer carrier of Claim 17 wherein said wafer carrier is comprised of a material having thermal conductivity in the range of 40 to 70 W/m/K.
22. The wafer carrier of Claim 17 wherein said wafer carrier is comprised of a material selected from the group of silicon carbide, aluminum nitride, large-grained polycrystalline silicon and silicon/silicon carbide alloy.
23. The wafer carrier of Claim 17 wherein the wafer is spaced apart from said recessed bottom surface by a distance of approximately 0.15 to 0.5 mm.
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/018,021 | 1998-02-02 | ||
| US09/018,021 US6026589A (en) | 1998-02-02 | 1998-02-02 | Wafer carrier and semiconductor apparatus for processing a semiconductor substrate |
| PCT/US1999/002100 WO1999039144A1 (en) | 1998-02-02 | 1999-02-01 | Wafer carrier and semiconductor apparatus for processing a semiconductor substrate |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA2319636A1 true CA2319636A1 (en) | 1999-08-05 |
Family
ID=21785821
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002319636A Abandoned CA2319636A1 (en) | 1998-02-02 | 1999-02-01 | Wafer carrier and semiconductor apparatus for processing a semiconductor substrate |
Country Status (10)
| Country | Link |
|---|---|
| US (2) | US6026589A (en) |
| EP (1) | EP1053442A1 (en) |
| JP (1) | JP2002502117A (en) |
| KR (1) | KR100376643B1 (en) |
| CN (1) | CN1119614C (en) |
| AU (1) | AU2571599A (en) |
| CA (1) | CA2319636A1 (en) |
| IL (1) | IL137533A0 (en) |
| TW (1) | TW408421B (en) |
| WO (1) | WO1999039144A1 (en) |
Families Citing this family (39)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002134484A (en) * | 2000-10-19 | 2002-05-10 | Asm Japan Kk | Semiconductor substrate holding device |
| DE10216786C5 (en) * | 2002-04-15 | 2009-10-15 | Ers Electronic Gmbh | Method and apparatus for conditioning semiconductor wafers and / or hybrids |
| US6932871B2 (en) * | 2002-04-16 | 2005-08-23 | Applied Materials, Inc. | Multi-station deposition apparatus and method |
| US20030219986A1 (en) * | 2002-05-22 | 2003-11-27 | Applied Materials, Inc. | Substrate carrier for processing substrates |
| US20030217693A1 (en) * | 2002-05-22 | 2003-11-27 | Applied Materials, Inc. | Substrate support assembly having an edge protector |
| US7062161B2 (en) * | 2002-11-28 | 2006-06-13 | Dainippon Screen Mfg. Co., Ltd. | Photoirradiation thermal processing apparatus and thermal processing susceptor employed therefor |
| JP4599816B2 (en) * | 2003-08-01 | 2010-12-15 | 信越半導体株式会社 | Manufacturing method of silicon epitaxial wafer |
| US7784164B2 (en) | 2004-06-02 | 2010-08-31 | Applied Materials, Inc. | Electronic device manufacturing chamber method |
| CN1937175B (en) * | 2005-09-20 | 2012-10-03 | 中芯国际集成电路制造(上海)有限公司 | Method for depositing material atomic layer for semiconductor device by using atmosphere |
| WO2007047163A2 (en) * | 2005-10-04 | 2007-04-26 | Applied Materials, Inc. | Methods and apparatus for drying a substrate |
| EP2080221B1 (en) * | 2006-11-10 | 2011-06-15 | Saint-Gobain Ceramics & Plastics, Inc. | A susceptor and method of forming a led device using such susceptor |
| JP4665935B2 (en) * | 2007-05-01 | 2011-04-06 | 信越半導体株式会社 | Manufacturing method of semiconductor wafer |
| US8333839B2 (en) | 2007-12-27 | 2012-12-18 | Synos Technology, Inc. | Vapor deposition reactor |
| KR101099191B1 (en) * | 2008-08-13 | 2011-12-27 | 시너스 테크놀리지, 인코포레이티드 | Vapor deposition reactor and method for forming thin film using the same |
| US8263502B2 (en) | 2008-08-13 | 2012-09-11 | Synos Technology, Inc. | Forming substrate structure by filling recesses with deposition material |
| US8470718B2 (en) | 2008-08-13 | 2013-06-25 | Synos Technology, Inc. | Vapor deposition reactor for forming thin film |
| US8871628B2 (en) | 2009-01-21 | 2014-10-28 | Veeco Ald Inc. | Electrode structure, device comprising the same and method for forming electrode structure |
| US8257799B2 (en) | 2009-02-23 | 2012-09-04 | Synos Technology, Inc. | Method for forming thin film using radicals generated by plasma |
| US8758512B2 (en) | 2009-06-08 | 2014-06-24 | Veeco Ald Inc. | Vapor deposition reactor and method for forming thin film |
| CN102376607A (en) * | 2010-08-13 | 2012-03-14 | 旺矽科技股份有限公司 | Grain conveying device |
| DE102010052689A1 (en) * | 2010-11-26 | 2012-05-31 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Substrate holder for the surface treatment of substrates and use of the substrate holder |
| US8840958B2 (en) | 2011-02-14 | 2014-09-23 | Veeco Ald Inc. | Combined injection module for sequentially injecting source precursor and reactant precursor |
| US8877300B2 (en) | 2011-02-16 | 2014-11-04 | Veeco Ald Inc. | Atomic layer deposition using radicals of gas mixture |
| JP5346982B2 (en) * | 2011-04-28 | 2013-11-20 | 大日本スクリーン製造株式会社 | Heat treatment equipment |
| CN102828169A (en) * | 2011-06-13 | 2012-12-19 | 北京北方微电子基地设备工艺研究中心有限责任公司 | Tray of slide glass, tray apparatus and growth equipment of crystal film |
| CN102903659B (en) * | 2011-07-25 | 2016-03-30 | 聚日（苏州）科技有限公司 | A kind of semiconductor processing equipment and using method thereof |
| DE102011080202A1 (en) * | 2011-08-01 | 2013-02-07 | Gebr. Schmid Gmbh | Apparatus and method for producing thin films |
| CN102254849A (en) * | 2011-08-08 | 2011-11-23 | 上海宏力半导体制造有限公司 | Loading interlocking device in preparation process of semiconductor device |
| US9799548B2 (en) * | 2013-03-15 | 2017-10-24 | Applied Materials, Inc. | Susceptors for enhanced process uniformity and reduced substrate slippage |
| DE102013208301A1 (en) * | 2013-05-06 | 2014-10-16 | Siltronic Ag | Arrangement comprising a semiconductor wafer and a step-shaped support for supporting the semiconductor wafer |
| FR3024057B1 (en) * | 2014-07-24 | 2016-08-26 | Adixen Vacuum Products | METHOD AND STATION FOR TREATING A PLASTIC MATERIAL TRANSPORT BOX FOR THE CONVEYANCE AND ATMOSPHERIC STORAGE OF SUBSTRATES |
| CN104801472B (en) * | 2015-04-29 | 2017-03-08 | 合肥京东方光电科技有限公司 | A kind of substrate support structure, vacuum dryer and vacuum drying method |
| US10655224B2 (en) * | 2016-12-20 | 2020-05-19 | Lam Research Corporation | Conical wafer centering and holding device for semiconductor processing |
| US10629416B2 (en) * | 2017-01-23 | 2020-04-21 | Infineon Technologies Ag | Wafer chuck and processing arrangement |
| US10829866B2 (en) | 2017-04-03 | 2020-11-10 | Infineon Technologies Americas Corp. | Wafer carrier and method |
| JP6968670B2 (en) * | 2017-11-17 | 2021-11-17 | 信越半導体株式会社 | Manufacturing method of susceptor and epitaxial wafer |
| JP6969373B2 (en) * | 2017-12-28 | 2021-11-24 | トヨタ自動車株式会社 | Plasma processing equipment |
| CN109825820B (en) * | 2019-01-31 | 2021-07-20 | 长江存储科技有限责任公司 | Wafer processing equipment |
| CN115513103A (en) * | 2022-11-23 | 2022-12-23 | 西安奕斯伟材料科技有限公司 | Device for back sealing silicon wafer |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4907931A (en) * | 1988-05-18 | 1990-03-13 | Prometrix Corporation | Apparatus for handling semiconductor wafers |
| JP2644912B2 (en) * | 1990-08-29 | 1997-08-25 | 株式会社日立製作所 | Vacuum processing apparatus and operating method thereof |
| JP2902222B2 (en) * | 1992-08-24 | 1999-06-07 | 東京エレクトロン株式会社 | Drying processing equipment |
| DE69402918T2 (en) * | 1993-07-15 | 1997-08-14 | Applied Materials Inc | Substrate catcher and ceramic sheet for semiconductor processing equipment |
| US5643366A (en) * | 1994-01-31 | 1997-07-01 | Applied Materials, Inc. | Wafer handling within a vacuum chamber using vacuum |
| US5645646A (en) * | 1994-02-25 | 1997-07-08 | Applied Materials, Inc. | Susceptor for deposition apparatus |
| TW301761B (en) * | 1994-11-29 | 1997-04-01 | Sharp Kk | |
| US5656093A (en) * | 1996-03-08 | 1997-08-12 | Applied Materials, Inc. | Wafer spacing mask for a substrate support chuck and method of fabricating same |
| US5863170A (en) * | 1996-04-16 | 1999-01-26 | Gasonics International | Modular process system |
| US5667592A (en) * | 1996-04-16 | 1997-09-16 | Gasonics International | Process chamber sleeve with ring seals for isolating individual process modules in a common cluster |
| US5873781A (en) * | 1996-11-14 | 1999-02-23 | Bally Gaming International, Inc. | Gaming machine having truly random results |
| WO1999023691A2 (en) * | 1997-11-03 | 1999-05-14 | Asm America, Inc. | Improved low mass wafer support system |
-
1998
- 1998-02-02 US US09/018,021 patent/US6026589A/en not_active Expired - Lifetime
-
1999
- 1999-01-18 TW TW088100719A patent/TW408421B/en not_active IP Right Cessation
- 1999-02-01 IL IL13753399A patent/IL137533A0/en unknown
- 1999-02-01 EP EP99905586A patent/EP1053442A1/en not_active Withdrawn
- 1999-02-01 CA CA002319636A patent/CA2319636A1/en not_active Abandoned
- 1999-02-01 WO PCT/US1999/002100 patent/WO1999039144A1/en not_active Application Discontinuation
- 1999-02-01 KR KR10-2000-7008430A patent/KR100376643B1/en not_active IP Right Cessation
- 1999-02-01 CN CN99802634A patent/CN1119614C/en not_active Expired - Fee Related
- 1999-02-01 JP JP2000529567A patent/JP2002502117A/en active Pending
- 1999-02-01 AU AU25715/99A patent/AU2571599A/en not_active Abandoned
- 1999-12-08 US US09/457,929 patent/US20020066412A1/en not_active Abandoned
Also Published As
| Publication number | Publication date |
|---|---|
| CN1289405A (en) | 2001-03-28 |
| EP1053442A1 (en) | 2000-11-22 |
| JP2002502117A (en) | 2002-01-22 |
| US20020066412A1 (en) | 2002-06-06 |
| KR100376643B1 (en) | 2003-03-15 |
| CN1119614C (en) | 2003-08-27 |
| AU2571599A (en) | 1999-08-16 |
| WO1999039144A1 (en) | 1999-08-05 |
| IL137533A0 (en) | 2001-07-24 |
| KR20010040561A (en) | 2001-05-15 |
| US6026589A (en) | 2000-02-22 |
| TW408421B (en) | 2000-10-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6026589A (en) | Wafer carrier and semiconductor apparatus for processing a semiconductor substrate | |
| US6040011A (en) | Substrate support member with a purge gas channel and pumping system | |
| JP4194123B2 (en) | Device for shielding the edge of the workpiece | |
| US5810936A (en) | Plasma-inert cover and plasma cleaning process and apparatus employing same | |
| JP3481656B2 (en) | Deposition equipment using perforated pumping plate | |
| US6375748B1 (en) | Method and apparatus for preventing edge deposition | |
| EP0606751B1 (en) | Method for depositing polysilicon films having improved uniformity and apparatus therefor | |
| EP0630990B1 (en) | Method of limiting sticking of body to a susceptor in a deposition treatment | |
| JP2008297584A (en) | Film-forming apparatus | |
| JP2009239289A (en) | Substrate support, substrate processing apparatus and method of manufacturing semiconductor device | |
| KR20100102131A (en) | Susceptor for epitaxial growth | |
| KR20080110482A (en) | Vapor phase growing apparatus and vapor phase growing method | |
| JP2009200142A (en) | Film forming device and film forming method | |
| US7381276B2 (en) | Susceptor pocket with beveled projection sidewall | |
| JP2990551B2 (en) | Film processing equipment | |
| US20030175426A1 (en) | Heat treatment apparatus and method for processing substrates | |
| JPH0529431A (en) | Transferring arm for substrate | |
| JP4355490B2 (en) | Deposited film forming equipment | |
| JPH0548307B2 (en) | ||
| JP2005285819A (en) | Substrate processing apparatus | |
| TW202230572A (en) | Rib cover for multi-station processing modules | |
| JP2021068871A (en) | Epitaxial growth device and method of manufacturing epitaxial wafer | |
| JPH07106270A (en) | Heat treatment equipment | |
| US20070031596A1 (en) | Method for reducing particle contamination in a low pressure CVD apparatus | |
| JPH012326A (en) | Gas phase reactor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| FZDE | Discontinued |