CA2330395C - Power amplifier using upstream signal information - Google Patents
Power amplifier using upstream signal information Download PDFInfo
- Publication number
- CA2330395C CA2330395C CA002330395A CA2330395A CA2330395C CA 2330395 C CA2330395 C CA 2330395C CA 002330395 A CA002330395 A CA 002330395A CA 2330395 A CA2330395 A CA 2330395A CA 2330395 C CA2330395 C CA 2330395C
- Authority
- CA
- Canada
- Prior art keywords
- amplifier
- signal
- amplified
- power
- stages
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/60—Amplifiers in which coupling networks have distributed constants, e.g. with waveguide resonators
- H03F3/602—Combinations of several amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
- H03F1/0205—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
- H03F1/0277—Selecting one or more amplifiers from a plurality of amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3223—Modifications of amplifiers to reduce non-linear distortion using feed-forward
- H03F1/3229—Modifications of amplifiers to reduce non-linear distortion using feed-forward using a loop for error extraction and another loop for error subtraction
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/72—Gated amplifiers, i.e. amplifiers which are rendered operative or inoperative by means of a control signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/72—Indexing scheme relating to gated amplifiers, i.e. amplifiers which are rendered operative or inoperative by means of a control signal
- H03F2203/7215—Indexing scheme relating to gated amplifiers, i.e. amplifiers which are rendered operative or inoperative by means of a control signal the gated amplifier being switched on or off by a switch at the input of the amplifier
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/72—Indexing scheme relating to gated amplifiers, i.e. amplifiers which are rendered operative or inoperative by means of a control signal
- H03F2203/7227—Indexing scheme relating to gated amplifiers, i.e. amplifiers which are rendered operative or inoperative by means of a control signal the gated amplifier being switched on or off by a switch in the supply circuit of the amplifier
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/72—Indexing scheme relating to gated amplifiers, i.e. amplifiers which are rendered operative or inoperative by means of a control signal
- H03F2203/7236—Indexing scheme relating to gated amplifiers, i.e. amplifiers which are rendered operative or inoperative by means of a control signal the gated amplifier being switched on or off by putting into parallel or not, by choosing between amplifiers by (a ) switch(es)
Abstract
A power amplifier system uses upstream signal information of a signal to be amplified by an amplifier to control the operation of the amplifier, thereby enabling the amplifier to operate more efficiently overall. The power amplifier system can reconfigure the amplifier based on upstream signal information, such as the measured peak power, the measured average power, the number of users, the type of carriers (CDMA, TDMA, FDMA), the number of carriers and/or the average power per carrier. For example, based on upstream signal information for the signal to be amplified, processing circuitry can reconfigure the power amplifier architecture to adjust the peak power handling capability of the amplifier. By reducing the peak power handling capability of the amplifier, the long-term efficiency of the amplifier can be improved. The power amplifier system can adjust at least one operating characteristic of the amplifier while maintaining the configuration of the amplifier, for example by adjusting the bias voltage(s) to the amplifier based on upstream signal configuration information.
Description
Joseph Cozzarelli 1 BACKGROUND OF THE INVENTION
1. Field of The Invention This invention relates to amplifiers and, more particularly, to a power amplifier which uses upstream signal information.
1. Field of The Invention This invention relates to amplifiers and, more particularly, to a power amplifier which uses upstream signal information.
2. Description of Related Art An ideal power amplifier amplifies an input signal with no waveshape alteration. The ideal power amplifier is therefore characterized as having a transfer 1o function (input signal vs. output signal) which is linear with no transfer function discontinuities. In practice, a power amplifier, however, has a transfer function with nonlinear and "linear" regions. Whether the power amplifier is operating in a linear or nonlinear region depends on the amplitude of the input signal. For the power amplifier to achieve as near to linear operation as possible, the power amplifier is ~ 5 designed to operate within its linear region given the range of possible input signal amplitudes. If the input signal has an amplitude which causes the power amplifier to operate outside the linear region, the power amplifier introduces nonlinear components or distortion to the signal. When the input signal possesses peak amplitudes which cause the amplifier to compress, to saturate (no appreciable 2o increase in output amplitude with an increase in input amplitude) or to shut-off (no appreciable decrease in output amplitude with a decrease in input amplitude), the amplifer is being overdriven, and the output signal is clipped or distorted in a nonlinear fashion. In addition to distorting the signal, the clipping or nonlinear distortion of the input signal, generates spectral regrowth or adjacent channel power 25 (ACP) that can interfere with an adjacent frequency.
In wireless communications systems, high power amplification of signals for transmission are commonly encountered with very large peak to average power ratios (PAR). For example, in a time division multiple access (TDMA) system, when multiple carriers signals are combined for amplification with a power amplifier, the Joseph Cozzarelli 1 2 resulting PAR is about 9 dB for a large number of carriers. In a code division multiple access (CDMA) system, a single loaded 1.25 Mhz wide carrier can have a PAR of 11.3 dB. These signals have to be amplified fairly linearly to avoid generating ACP. To satisfy the linearity requirement, power amplifiers are usually operated in Class A and Class AB configurations. To be able to handle large peaks, the amplifiers are biased at high bias currents. The efficiency of the amplifiers is low because of the high bias and the high peak to average power ratios.
Accordingly, efficiency of the amplifier is inversely related to the ability to handle high peaks in a linear fashion. To achieve a high degree of linearity, the amplifiers are biased to operate in class A or "slight" class AB (meaning class AB
operation that is closer to class A than to class B). Maximum AC to DC
efficiency achievable for class A operation is 50%, whereas that of a class AB amplifier is between 50 and 78.5% (the latter representing the maximum efficiency of a class B
amplifier). The closer the particular class AB operation is to class A, the lower the 15 maximum efficiency. For amplifiers employing field effect transistors, the class of operation is set in accordance with the gate voltage applied, which controls the quiescent (idle) drain current. For class A operation, the gate voltage is set so that the idle drain current is approximately in the middle of the range between pinch-off and saturation. Class B amplifiers are biased near pinch-off, resulting in a rectified drain 2o current waveform. Class AB amplifiers are biased in between the bias points of classes A and B.
Typically, strict linearity requirements in modern wireless communication systems dictate the use of the relatively inefficient class .A or slight class AB modes.
As a result, significant DC power is dissipated by the amplifiers, thereby generating 25 heat which must be controlled to avoid degrading amplifier performance and reliability. Hence, the use of elaborate heat sinks and fans become a necessary by-product of the high linearity system. Naturally, these measures add to the cost, size and weight of the base station equipment. As the number of wireless communications users continues to grow, so do the number of base stations and the need to keep them Joseph Cozzarelli 1 3 small, light and inexpensive. Thus, a great deal of research has focused on the quest to improve amplifier efficiency in these and other systems.
Various methods are used to enable the use of more cost-effective and more power efficient amplifiers while maintaining an acceptable level of linearity.
Feed-s forward correction is routinely deployed in modern amplifiers to improve the linearity of the main amplifier with various input patterns. The essence of the feed-forward correction is to isolate the distortion generated by the main amplifier on a feed forward path. The distortion is provided to a correction amplifier on the feed forward path which amplifies the distortion. The distortion on the feed forward path is 1 o combined with the distortion on the main signal path to cancel the distortion on the main signal path. Pre-distortion techniques distort the input signal prior to amplification by taking into account the transfer function characteristics for the amplifier. As such, the desired amplified signal is achieved from the pre-distorted input signal. These techniques help to improve the efficiency of the amplifier while 15 maintaining linearity, but to be able to handle the large peaks of a signal, the amplifiers still operate inefficiently. A technique described by Adel A.M.
Saleh and Donald C. Cox, "Improving the Power-Added Efficiency of FET Amplifiers Operating with Varying Envelope Signals," IEEE Transactions On Microwave Theory and Techniques, Vol. 31, No. 1, January 1983 uses the input signal envelope 2o to dynamically adjust the amplifier bias such that a high bias is only applied when a large peak is encountered.
Wireless base stations use a variety of radio frequency (RF) amplifers in both single carrier and multicarrier configurations operating in Class A and Class AB
modes. FIG. 1 shows a typical feed-forward power amplifier architecture 10 which 25 includes a main amplifier 12 to amplify the input signal on the main signal path 13 and a correction amplifier 14 used in reducing the distortion produced from the main amplifier 12. Feed-forward correction is routinely deployed in modern amplifiers to improve the linearity of the main amplifier 12 with various input patterns.
The essence of the feed-forward correction is to isolate on a distortion cancellation path 16 Joseph Cozzarelli 1 4 the distortion generated by the main amplifier 12. To isolate the distortion on the distortion cancellation or feed forward path 16, a coupler 17 provides a version of the amplified input signal and distortion from the output of the main amplifier 12 onto a coupling path 18 to a coupler 19. A coupler 20 provides an inverse version of the input signal from the main signal path 13 to the coupler 19. The coupler 19 combines the amplified input signal and distortion from the coupling path with an inverse version of the input signal from the main signal path 13. As such, the input signals cancel and the distortion is left on the distortion cancellation path 16. The distortion is provided to the correction amplifier 14 which amplifies the distortion on the to distortion cancellation path 16. A combiner 22 cancels the distortion on the main signal path 13 with the distortion on the distortion cancellation path 16 to reduce the distortion produced from the main amplifier 12. In general, as the peak power levels decrease of the signal to be amplified, the peak power levels decrease of the distortion signal to be amplified by the correction amplifier 14.
Other power amplifier architectures are possible which use different structures and do not use a correction amplifier 14 as described above to reduce the nonlinear distortion of the signal. For example, the correction amplifier 14 can be replaced with a second amplifier or amplifiers in an arrangement where the amplifiers amplify versions of the original signal, and the amplified versions of the original signal are 2o combined to produce the amplified signal while producing reduced distortion. For example, U.S. Patent No. 5,917,375 issued on June 29, 1999 entitled "Low Distortion Amplifier Circuit with Improved Output Power" describes a power amplification architecture using multiple amplifiers. Other power amplification architectures use pre-distortion techniques and baseband processing techniques to improve the efficiency and/or linearity of the power amplification architecture.
To achieve higher output powers, an amplifier can be configured as parallel amplifier stages of like amplifiers to provide the same gain as the individual amplifiers while increasing the overall power handling capability with each amplifier.
The main amplifier 12 includes an arrangement of sputters 24a-c which split the Joseph Cozzarelli 1 5 input signal among parallel amplifiers 26a-d. An arrangement of combiners 28a-c combines the outputs of the parallel amplifiers 26 a-d to produce an amplified signal on the main signal path 13. The main amplifier 12 has the same gain as an individual amplifier 26a-n but the power handling capability of the main amplifier 12 is increased by the power handling capability of each individual amplifier 26a-d.
For example, if each individual amplifier 26a-d has a 100 watts of power handling capability, the main amplifier 12 has (100 * 4) watts of power handling capability.
Thus, the main amplifier 12 can handle peak powers of 400 watts. Peak power handling capability is important because peak power increases as the number of users to increase. Because the distortion signal on the distortion cancellation path 16 is typically smaller, the correction amplifier 14 is designed in a parallel architecture to handle smaller peak powers. For example, the correction amplifier 14 includes a sputter arrangement 30 splitting the distortion signal among parallel amplifiers 32a-b, and a combiner arrangement 34 combines the amplified distortion signal. If each t 5 individual amplifier 32a-m has a power handling capability of 20 watts, the correction amplifier 14 has a power handling capability of 40 watts.
As such, in the described feed forward architecture, the main amplifier 12 is the largest single contributor to the overall power consumption in CDMA, TDMA
and frequency division multiple access (FDMA) base stations. Due to the potential 2o for high peak powers, the main amplifier 12 is biased with a high current to be able to handle those peak powers when they do occur. The efficiency, however, of the main amplifiers 12 is typically less than 30%. This low efficiency leads to higher power consumption, shorter battery backup time, lower overall reliability and higher operating temperatures. Accordingly, there is a need for a more efficient power 25 amplifier architecture.
SUMMARY OF THE INVENTION
The present invention involves a power amplifier system using upstream signal information of a signal to be amplified by an amplifier to control the operation of the amplifier, thereby enabling the amplifier to operate more efficiently overall. The power amplifier system can reconfigure the amplifier based on upstream signal information, such as the measured peak power, the measured average power, the number of users, the type of carriers (CDMA, TDMA, FDMA), the number of carriers and/or the average power per carrier. For example, based on upstream signal information for the signal to be amplified, processing circuitry can reconfigure the power amplifier architecture to adjust the peak power handling capability of the amplifier. By reducing the peak power handling capability of the amplifier, the long-term efficiency of the amplifier can be improved. The power amplifier system can adjust at least one operating characteristic of the amplifier while maintaining the configuration of the amplifier, for example by adjusting the bias voltages) to the amplifier based on upstream signal configuration information.
In accordance with one aspect of the present invention there is provided a power amplification circuit, said circuit comprising: a first amplifier having a plurality of amplifier stages; and a first plurality of switches wherein each of said switches is configured to direct signals inputted to said switch to one of a first plurality of impedances or to an input of one of said plurality of amplifier stages of said first amplifier.
In accordance with another aspect of the present invention there is provided a method of amplifying a signal, comprising: providing an amplifier having a plurality of amplifier stages operating in a present circuit configuration; obtaining upstream signal information of said signal to be amplified by said amplifier; turning off one or more of said amplifier stages responsive to said upstream signal information indicating that said present circuit configuration of said amplifier provides more power handling capability than needed for the signal to be amplified; diverting the signal to be amplified from said amplifier stages which have been turned off to a termination or load; turning on one or more of said amplifier stages responsive to said upstream signal information indicating that said present circuit configuration of said amplifier provides less power handling capability than needed for the signal to be amplified; and diverting the signal to be amplified from a termination or load to said amplifier stages which have been turned on.
6a BRIEF DESCRIPTION OF THE DRAWINGS
Other aspects and advantages of the present invention may become apparent upon reading the following detailed description and upon reference to the drawings in which:
FIG. 1 shows a power amplifier architecture which can use upstream signal information according to the principles of the present invention; and FIG. 2 shows the power amplifier architecture using upstream information according to the principles of the present invention.
DETAILED DESCRIPTION
An illustrative embodiment of a power amplifier system using upstream information according to the principles of the present invention is described.
FIG. 2 shows a general block diagram of a feed forward power amplifier architecture 40 using upstream signal information of the signal to be amplified by a main amplifier 12 to control the power handling capability of the main amplifier 12 and/or of the correction amplifier 14. In this embodiment, the main amplifier 12 has parallel Joseph Cozzarelli 1 7 amplifier stages 26 a-d, and the correction amplifier 14 has parallel amplifier stages 32 a-b. Processing circuitry 42 receives or obtains upstream signal information on the signal to be amplified by the main amplifier 12, for example upstream signal power detection information from a power detector 44 representing the measured peak and/or average power of the signal on the main signal path 13 to be amplified by the amplifier 12. Additionally or alternatively, the processing circuitry 42 can receive upstream signal configuration information which describes the signal to be amplified without directly performing measurements on the main signal path 13, for example information on the composition, component signals and structure for the signal to be 1o amplified, such as the number of carriers comprising the signal to be amplified, the type of carriers (for example, CDMA, TDMA or FDMA) and/or the number of users for which the signal is produced. The upstream signal configuration information can be provided by a base station controller (BSC) 46, the switching circuitry (MUX) and/or radio circuitry 48 to the processing circuitry 42. The processing circuitry 42 or ~ 5 portions thereof can be located in the BSC 46, the switching circuitry (MUX) and/or the radio circuitry 48.
Depending on the embodiment, the upstream signal information received or obtained by the processing circuitry 42 can include the upstream signal configuration information, the upstream signal power information and/or other upstream signal 2o information. In response to the upstream signal information, the processing circuitry 42 provides control signals) 50 to control the peak power capability of the main amplifier 12 and/or control signals) 52 to control the peak power capability of the correction amplifier 14. Based on the upstream signal information, the processing circuitry 42 can provide control signals) 50 to control the peak power capability of 25 the main amplifier 12 and/or control signals) 52 to control the peak power capability of the correction amplifier 14 (in this feed forward embodiment or other amplifier(s), if any, of other architectures), for example by turning "on" or "off' amplifier stages 26a-d in the main amplifier 12 and/or amplifier stages 32a-b in the correction amplifier 14. Depending on the embodiment, the processing circuitry 42 can adjust at Joseph Cozzarelli 1 least one operating characteristic of the main amplifier 12 and/or the correction amplifier 14 based on upstream signal configuration information or in response to the shutting down of the amplifier stage(s), for example by adjusting the bias voltages) and/or source voltages) to the amplifier 12. The operating characteristics of the amplifier and/or amplifier stage can include the power handling capability, including the peak power handling capability, and/or the class of operation of the amplifier.
In this embodiment, if each individual amplifier 26a-d has a 100 watts of power handling capability, the main amplifier 12 has 100 watts X the number of parallel power amplifier stages of power handling capability. As such, the main 1o amplifier 12 can handle peak powers of 400 watts. If the detected power level of the signal to be amplified is below a particular level, for example 300 watts, the processing circuitry 42 can provide control signals) to amplifier stages 26a-d to shut-off an amplifier or amplifiers, for example amplifier 26d. An amplifier stage 26a-d can be shut-down by cutting off the source voltage and/or the bias voltage. By 15 shutting off an amplifier or amplifiers, the power amplifier efficiency (output power over DC power consumed) is improved because the output power effectively remains the same while the DC power consumed is reduced.
In response to or based on the upstream signal information or in response to the turning off of an amplifiers) or amplifier stage(s), the processing circuitry 42 can 20 provide control signals) to a switching network 54 to divert the signal power for the shut-down amplifiers) to a termination or load. For example, the processing circuitry 42 can provide control signals) to low power radio frequency (RF) switches SSa-d which make up the switching network 54 in this embodiment. In response to the control signal(s), the low power RF switches SSa-d route the power of the signal 25 which would be amplified by the shut-down amplifier stages) to respective terminations 56a-d, and the remaining power is routed to the active amplifier stages) for amplification. Based on the upstream signal information or in response to the amplifier stages) which are shut-down, the processing circuitry 42 can adjust at least one of the operating characteristics of the active amplifier stage(s), for example by Joseph Cozzarelli 1 9 adjusting the bias voltages) to the active amplifier stage(s), such as to increase the bias voltage(s).
In this embodiment, the splitting network 57 is an arrangement of 1:2 sputters 24a-c, and the sputter 24a splits the signal into two replicas of the original signal having one-half the power. Each sputter 24b-c receives al/2 power replica of the original signal and splits the '/z power replica of the original signal into two '/4 power replicas of the original signal, and each amplifier stage 2fia-d amplifies one of the four (4) '/4 power replicas of the original signal. If the amplifier stage 26d is shut-down, the processing circuitry 42 provides a control signal to the switch SSd to route the power from the switching network 57 for the amplifier stage 26d to the termination 56d, such as a 50 ohm termination. The remaining power, for example from the switches SSa-c, is provided to the active amplifier stages 26a-c for amplification. After amplification, a combining network 58 combines the amplified copies of the signal from the active amplifier stages and combines them to provide the ~ 5 amplified signal at the desired level as would be understood by one of skill in the art.
In this embodiment, combining network 58 is an arrangement of 2:1 combiners 28a-c.
If the power level of the signal to be amplified is even lower, for example below a second threshold level (such as 200 watts or 50°io of the total peak power handling capability of the amplifier 12), the processing circuitry 42 can shut-off 2o additional amplifiers, for example the amplifiers 26c-d. fn this embodiment with four similar or the same parallel amplifier stages 26a-d with the same operating characteristics, the peak power handling capability of the amplifier 12 can be adjusted by 25% increments. If the amplifier 12 has six parallel amplifier stages operating with the same operating characteristics, the peak power handling capability of the 25 amplifier 12 could be adjusted in 16.7% increments by turning off or on amplifier stages. As such, the processing circuitry 42 can provide control signal(s)to the switching network 54, for example to switches SSc-d, such that the power from the splitting network 57 for the shut-down amplifier stages 26c-d is diverted to a termination, for example respective terminations 56c-d. The remaining power, for Joseph Cozzarelli 1 10 example from the switches SSa-b, is provided to the active amplifier stages 26a-b for amplification. After amplification, the combining network 58 combines the amplified copies of the signal from the amplifiers 26a-b as would be unserstood by one of skil in the art.
s In the embodiment of FIG. 2, the power amplification architecture 40 is a feed forward arrangement where a coupler 17 provides a version of the amplified input signal and distortion from the output of the main amplifier 12 onto the coupling path 18 to the coupler 19. The coupler 19 combines the amplified input signal and distortion with an inverse version of the input signal and distortion from the main to signal path 13. As such, the input signals cancel, and the distortion is left on the feed forward path 16. The distortion is provided to the correction amplifier 14 which amplifies the distortion on the distortion cancellation path 16. A combiner 22 cancels the distortion on the main signal path 13 with the distortion on the feed forward path 16 to reduce the distortion produced from the main amplifier 12. As the peak power ~ 5 levels decrease of the signal to be amplified, the peak power levels decrease of the distortion signal to be amplified by the correction amplifier 14. Accordingly, the processing circuitry 42 can provide control signals 52 to amplifier stages 32a-b of the correction amplifier 14 to de-activate or shut-down an amplifier stage 32a-b.
The processing circuitry 42 can provide control signals) 52 to switching 2o network 62, for example of low power RF switches 64a-b, to divert the power from the splitting network 30, for example a 1:2 sputter, for the shut-down amplifier stages) 32a and/or b to a termination, for example to associated terminations 66a and/or b. For example, the processing circuitry 42 can provide a control signal to shut-down the amplifier stage 32b, and a control signal (or the same control signal) to 25 switch 64b to divert the power from the sputter 30 for the deactivated amplifier stage 32b to the termination 66b. As such, the distortion signal can be amplified by the amplifier stage 32a and provided to the coupler 22. Depending on the embodiment, the processing circuitry 42 could shut-down both amplifier stages 32a-b and thereby the correction amplifier 14 depending on the upstream signal information.
Joseph Cozzarelli 1 11 The power amplification system according to principles of the present invention can operate with other power amplifier architectures which use different structures and do not use a correction amplifier 14 as described above to reduce the nonlinear distortion of the signal. For example, the correction amplifier 14 can be replaced with a second amplifier or amplifiers in an arrangement where the amplifiers amplify versions of the original signal, and the amplified versions of the original signal are combined to produce the amplified signal while producing reduced distortion. Other power amplification architectures are possible.
In one embodiment, the processing circuitry 42 receives upstream signal to power detection information comprising peak power information of a signal, such as a multicarrier signal, on the path 13 after the signal multiplexer/combiner 60 and before the amplifier 12. In response to the peak power information, the processing circuitry 42 can determine the peak power demand of the signal to be amplified and/or can provide control signals) 50 to control the peak power capability of the main amplifier 12 and/or control signals) 52 to control the peak power capability of the correction amplifier 14 (in this feed forward embodiment or other amplifier(s), if any, of other architectures). In response to peak power demand and/or the upstream signal power detection information, the processing circuitry can reconfigure the amplifier 12 and/or the correction amplifier 14, for example by turning "on" or "off' amplifier stages 26a-2o d in the main amplifier 12 and/or amplifier stages 32a-b in the correction amplifier 14 as well as providing control signals to switching and/or combining networks 54, 58, 62 and/or 32. Additionally, based on the upstream signal power detection information or the reconfiguration of the amplifier(s), the processing circuitry 42 can further change the power handling capability and/or the operating characteristics of the active amplifier stage(s), for example by changing the bias voltages) to the active amplifier stage(s).
In an alternative embodiment, the processing circuitry 42 receives upstream signal configuration information, for example the number of carriers comprising the signal to be amplified and the type of carriers (for example, CDMA, TDMA or Joseph Cozzarelli 1 12 FDMA). In response to the upstream signal configuration information, the processing circuitry 42 can reconfigure the amplifier 12 and/or the correction amplifier 14 (in this feed forward embodiment or other amplifier(s), if any, of other architectures).
For example, using the upstream signal configuration information, processing circuitry 42 can determine a peak power demand of the signal to be amplified.
For example, peak power demand can be determined as Pae~"and = P~~6 + Gain +
P,a~~o~_ , where Pa~~ is the average power of the signal at the input to the amplifier 12 which can be provided or determined by knowing the number of carriers or users in the signal and the average power per carrier as upstream signal configuration information. The 1 o Gain is the gain of the amplifer 12, and the peak to average power ratio factor Pfactor can be determined using upstream signal configuration information, for example the type of carriers and/or the number of carriers. For example, Pf~~,o~ can be 8dB for an FDMA carrier, 9dB for a TDMA carrier and 11.3 dB for a CDMA carrier type.
These values may be determined based on the number of carriers or further changed for known type of carriers based on the number of carriers. Depending on the embodiment, the Pae~"~~a ,Pa~b ,Gain and/or P,..,~«,. can be provided as upstream signal configuration information or used to determine or provide upstream signal configuration information by determining peak power demand given upstream signal configuration information or providing the peak power demand by providing the 2o upstream signal configuration information to a look-up table.
In response to the peak power demand and/or the upstream signal configuration information, the processing circuitry can provide control signals) 50 to control the peak power capability of the main amplifier 12 and/or control signals) 52 to control the peak power capability of the correction amplifier 14 (in this feed forward embodiment). The processing circuitry 42 can reconfigure the amplifer and/or the correction amplifier 14 by turning "on" or "off" amplifier stages 26a-d in the main amplifier 12 and/or amplifier stages 32a-b in the correction amplifier 14 as well as providing control signals) to switching and/or combining networks 54, and/or 34. Alternatively or additionally, based on the upstream signal configuration Joseph Cozzarelli 1 13 information or in response to the reconfiguration, the processing circuitry 42 can change the power handling capability and/or the operating characteristics, such as operating class of the main amplifier 12, the correction amplifier 14 (in this feed forward embodiment or other amplifier(s), if any, of other architectures) and/or of the amplifier stages) 26a-d or 32a-b, for example by changing the bias voltages) to the amplifier stage(s).
Furthermore, the processing circuitry 42 can receive upstream signal information which includes both upstream signal configuration information and upstream signal power detection information, for example the average power and/or the peak power of the signal on the path 13 after the multiplexer or combiner 60 and before the main amplifier 12 and the type of carriers and/or number of carriers comprising the signal to be amplified. In response to the upstream signal configuration information and the upstream signal power detection information, the processing circuitry 42 can reconfigure the amplifier 12 and/or the correction 15 amplifier 14 (in this feed forward embodiment or other amplifier(s), if any, of other architectures). For example, using the upstream signal configuration information and the upstream signal power detection information, the processing circuitry 42 can determine a peak power demand for the signal to be amplified. For example, as mentioned above, if Pde",a"a = P~~~ + Gain + Prv~~o~. , P~~~ can be measured as upstream 2o signal power detection information by power detector 44 at the input to the amplifier 12 and Pfa~,o~_ can be determined by the type of carriers and/or the number of carriers as upstream signal configuration information.
In response to the peak power demand and/or the upstream signal information, the processing circuitry can provide control signals) 50 to control the peak power 25 capability of the main amplifier 12 and/or control signals) 52 to control the peak power capability of the correction amplifier 14 (in this feed forward embodiment).
The processing circuitry 42 can reconfigure the amplifier 12 and/or the correction amplifier 14 by turning "on" or "off' amplifier stages 26a-d in the main amplifier 12 and/or amplifier stages 32a-b in the correction amplifier 14 as well as providing Joseph Cozzarelli 1 14 control signals) to switching and/or combining networks 54, 58, 30 and/or 34 as described above. Alternatively or additionally, based on the upstream signal configuration information or in response to the reconfiguration, the processing circuitry 42 can change the power handling capability and/or the operating characteristics, such as the operating class of the main amplifier 12, the correction amplifier 14 (in this feed forward embodiment or other amplifier(s), if any, of other architectures) and/or of the amplifier stages) 26a-d or 32a-b, for example by changing the bias voltages) to the amplifier stage(s).
Depending on the embodiment, the processing circuitry 42 can use the upstream signal configuration information to determine a peak power demand, and reconfigure and/or change the operating characteristics or peak power handling capability of the main amplifier 12 and/or the correction amplifier 14 to efficiently handle such peak powers determined for the signals characterized by the upstream signal configuration information. Furthermore, the processing circuitry can further receive upstream signal power detection information, such as the actual peak power of the signal to be amplified, to further reconfigure the main amplifier 12 and/or the correction amplifier 14 (in this feed forward embodiment or other amplifier(s), if any, of other architectures) and/or control the operating characteristics of the amplifier stage(s). Additionally, the processing circuitry 42 can provide control signals) to reconfigure the amplifier (s) by shutting-down amplifier stages) based on the upstream signal information and changing the operating characteristics of the active amplifier stages) based on the upstream signal information or in response to the reconfiguration, for example by adjusting the bias voltages) of the operating amplifier stage(s).
In addition to the embodiment described above, alternative configurations of the power amplification architecture according to the principles of the present invention are possible which omit and/or add components and/or use variations or portions of the described system. For example, the power amplification system has been described as determining a peak power demand from the upstream signal Joseph Cozzarelli 1 15 information to control the amplifier(s), but embodiments of the amplification system can control the reconfiguration and/or operation of the amplifiers) and/or the amplifier stages(s) based on upstream signal information without affirmatively calculating peak power demand from the upstream signal information, for example if the upstream signal information is input to a look-up table which produces particular control signals) to control the reconfiguration and/or operating characteristics of the amplifiers) and/or amplifier stage(s). Moreover, the upstream signal information can include or be the peak power demand. Additionally, the embodiments of the power amplification system have been described as being used with a particular feed-1 o forward RF amplifier arrangement, but the architecture can be used to improve signal amplification in other amplifier or electrical circuit arrangements. Depending on the embodiment, the main amplifier 12 can be the only amplifier, and there is no correction amplifier. Additional amplifiers) can be used to amplify replicas of the original signal which are recombined to produce the amplified signal. Other 15 architectures are possible which use combinations of the above described architectures and/or techniques for amplifying a signal in a more efficient and/or linear fashion.
Furthermore, the power architecture system has been described as detecting certain upstream signal information, but other parameters or characteristics of the 2o signal to be amplified can be detected along with the upstream signal information or as the upstream signal information. The system has also been described as shutting off or on particular amplifier stage(s), but the amplifier stages) which shut off or on can be rotated or changed in any desired manner. The system has been described as using couplers, sputters and combiners, but other devices, such as 3dB
sputters and 25 other coupling, signal splitting, or sampling devices, can be used as well as other combining arrangements or devices, such as summers. The power amplifier architecture has been further described as using different configurations using discrete components, but it should be understood that the architecture and portions thereof can be implemented in application specific integrated circuits, software-driven processing Joseph Cozzarelli 1 16 circuitry, firmware or other arrangements of discrete components as would be understood by one of ordinary skill in the art with the benefit of this disclosure. What has been described is merely illustrative of the application of the principles of the present invention. Those skilled in the art will readily recognize that these and various other modifications, arrangements and methods can be made to the present invention without strictly following the exemplary applications illustrated and described herein and without departing from the spirit and scope of the present invention.
In wireless communications systems, high power amplification of signals for transmission are commonly encountered with very large peak to average power ratios (PAR). For example, in a time division multiple access (TDMA) system, when multiple carriers signals are combined for amplification with a power amplifier, the Joseph Cozzarelli 1 2 resulting PAR is about 9 dB for a large number of carriers. In a code division multiple access (CDMA) system, a single loaded 1.25 Mhz wide carrier can have a PAR of 11.3 dB. These signals have to be amplified fairly linearly to avoid generating ACP. To satisfy the linearity requirement, power amplifiers are usually operated in Class A and Class AB configurations. To be able to handle large peaks, the amplifiers are biased at high bias currents. The efficiency of the amplifiers is low because of the high bias and the high peak to average power ratios.
Accordingly, efficiency of the amplifier is inversely related to the ability to handle high peaks in a linear fashion. To achieve a high degree of linearity, the amplifiers are biased to operate in class A or "slight" class AB (meaning class AB
operation that is closer to class A than to class B). Maximum AC to DC
efficiency achievable for class A operation is 50%, whereas that of a class AB amplifier is between 50 and 78.5% (the latter representing the maximum efficiency of a class B
amplifier). The closer the particular class AB operation is to class A, the lower the 15 maximum efficiency. For amplifiers employing field effect transistors, the class of operation is set in accordance with the gate voltage applied, which controls the quiescent (idle) drain current. For class A operation, the gate voltage is set so that the idle drain current is approximately in the middle of the range between pinch-off and saturation. Class B amplifiers are biased near pinch-off, resulting in a rectified drain 2o current waveform. Class AB amplifiers are biased in between the bias points of classes A and B.
Typically, strict linearity requirements in modern wireless communication systems dictate the use of the relatively inefficient class .A or slight class AB modes.
As a result, significant DC power is dissipated by the amplifiers, thereby generating 25 heat which must be controlled to avoid degrading amplifier performance and reliability. Hence, the use of elaborate heat sinks and fans become a necessary by-product of the high linearity system. Naturally, these measures add to the cost, size and weight of the base station equipment. As the number of wireless communications users continues to grow, so do the number of base stations and the need to keep them Joseph Cozzarelli 1 3 small, light and inexpensive. Thus, a great deal of research has focused on the quest to improve amplifier efficiency in these and other systems.
Various methods are used to enable the use of more cost-effective and more power efficient amplifiers while maintaining an acceptable level of linearity.
Feed-s forward correction is routinely deployed in modern amplifiers to improve the linearity of the main amplifier with various input patterns. The essence of the feed-forward correction is to isolate the distortion generated by the main amplifier on a feed forward path. The distortion is provided to a correction amplifier on the feed forward path which amplifies the distortion. The distortion on the feed forward path is 1 o combined with the distortion on the main signal path to cancel the distortion on the main signal path. Pre-distortion techniques distort the input signal prior to amplification by taking into account the transfer function characteristics for the amplifier. As such, the desired amplified signal is achieved from the pre-distorted input signal. These techniques help to improve the efficiency of the amplifier while 15 maintaining linearity, but to be able to handle the large peaks of a signal, the amplifiers still operate inefficiently. A technique described by Adel A.M.
Saleh and Donald C. Cox, "Improving the Power-Added Efficiency of FET Amplifiers Operating with Varying Envelope Signals," IEEE Transactions On Microwave Theory and Techniques, Vol. 31, No. 1, January 1983 uses the input signal envelope 2o to dynamically adjust the amplifier bias such that a high bias is only applied when a large peak is encountered.
Wireless base stations use a variety of radio frequency (RF) amplifers in both single carrier and multicarrier configurations operating in Class A and Class AB
modes. FIG. 1 shows a typical feed-forward power amplifier architecture 10 which 25 includes a main amplifier 12 to amplify the input signal on the main signal path 13 and a correction amplifier 14 used in reducing the distortion produced from the main amplifier 12. Feed-forward correction is routinely deployed in modern amplifiers to improve the linearity of the main amplifier 12 with various input patterns.
The essence of the feed-forward correction is to isolate on a distortion cancellation path 16 Joseph Cozzarelli 1 4 the distortion generated by the main amplifier 12. To isolate the distortion on the distortion cancellation or feed forward path 16, a coupler 17 provides a version of the amplified input signal and distortion from the output of the main amplifier 12 onto a coupling path 18 to a coupler 19. A coupler 20 provides an inverse version of the input signal from the main signal path 13 to the coupler 19. The coupler 19 combines the amplified input signal and distortion from the coupling path with an inverse version of the input signal from the main signal path 13. As such, the input signals cancel and the distortion is left on the distortion cancellation path 16. The distortion is provided to the correction amplifier 14 which amplifies the distortion on the to distortion cancellation path 16. A combiner 22 cancels the distortion on the main signal path 13 with the distortion on the distortion cancellation path 16 to reduce the distortion produced from the main amplifier 12. In general, as the peak power levels decrease of the signal to be amplified, the peak power levels decrease of the distortion signal to be amplified by the correction amplifier 14.
Other power amplifier architectures are possible which use different structures and do not use a correction amplifier 14 as described above to reduce the nonlinear distortion of the signal. For example, the correction amplifier 14 can be replaced with a second amplifier or amplifiers in an arrangement where the amplifiers amplify versions of the original signal, and the amplified versions of the original signal are 2o combined to produce the amplified signal while producing reduced distortion. For example, U.S. Patent No. 5,917,375 issued on June 29, 1999 entitled "Low Distortion Amplifier Circuit with Improved Output Power" describes a power amplification architecture using multiple amplifiers. Other power amplification architectures use pre-distortion techniques and baseband processing techniques to improve the efficiency and/or linearity of the power amplification architecture.
To achieve higher output powers, an amplifier can be configured as parallel amplifier stages of like amplifiers to provide the same gain as the individual amplifiers while increasing the overall power handling capability with each amplifier.
The main amplifier 12 includes an arrangement of sputters 24a-c which split the Joseph Cozzarelli 1 5 input signal among parallel amplifiers 26a-d. An arrangement of combiners 28a-c combines the outputs of the parallel amplifiers 26 a-d to produce an amplified signal on the main signal path 13. The main amplifier 12 has the same gain as an individual amplifier 26a-n but the power handling capability of the main amplifier 12 is increased by the power handling capability of each individual amplifier 26a-d.
For example, if each individual amplifier 26a-d has a 100 watts of power handling capability, the main amplifier 12 has (100 * 4) watts of power handling capability.
Thus, the main amplifier 12 can handle peak powers of 400 watts. Peak power handling capability is important because peak power increases as the number of users to increase. Because the distortion signal on the distortion cancellation path 16 is typically smaller, the correction amplifier 14 is designed in a parallel architecture to handle smaller peak powers. For example, the correction amplifier 14 includes a sputter arrangement 30 splitting the distortion signal among parallel amplifiers 32a-b, and a combiner arrangement 34 combines the amplified distortion signal. If each t 5 individual amplifier 32a-m has a power handling capability of 20 watts, the correction amplifier 14 has a power handling capability of 40 watts.
As such, in the described feed forward architecture, the main amplifier 12 is the largest single contributor to the overall power consumption in CDMA, TDMA
and frequency division multiple access (FDMA) base stations. Due to the potential 2o for high peak powers, the main amplifier 12 is biased with a high current to be able to handle those peak powers when they do occur. The efficiency, however, of the main amplifiers 12 is typically less than 30%. This low efficiency leads to higher power consumption, shorter battery backup time, lower overall reliability and higher operating temperatures. Accordingly, there is a need for a more efficient power 25 amplifier architecture.
SUMMARY OF THE INVENTION
The present invention involves a power amplifier system using upstream signal information of a signal to be amplified by an amplifier to control the operation of the amplifier, thereby enabling the amplifier to operate more efficiently overall. The power amplifier system can reconfigure the amplifier based on upstream signal information, such as the measured peak power, the measured average power, the number of users, the type of carriers (CDMA, TDMA, FDMA), the number of carriers and/or the average power per carrier. For example, based on upstream signal information for the signal to be amplified, processing circuitry can reconfigure the power amplifier architecture to adjust the peak power handling capability of the amplifier. By reducing the peak power handling capability of the amplifier, the long-term efficiency of the amplifier can be improved. The power amplifier system can adjust at least one operating characteristic of the amplifier while maintaining the configuration of the amplifier, for example by adjusting the bias voltages) to the amplifier based on upstream signal configuration information.
In accordance with one aspect of the present invention there is provided a power amplification circuit, said circuit comprising: a first amplifier having a plurality of amplifier stages; and a first plurality of switches wherein each of said switches is configured to direct signals inputted to said switch to one of a first plurality of impedances or to an input of one of said plurality of amplifier stages of said first amplifier.
In accordance with another aspect of the present invention there is provided a method of amplifying a signal, comprising: providing an amplifier having a plurality of amplifier stages operating in a present circuit configuration; obtaining upstream signal information of said signal to be amplified by said amplifier; turning off one or more of said amplifier stages responsive to said upstream signal information indicating that said present circuit configuration of said amplifier provides more power handling capability than needed for the signal to be amplified; diverting the signal to be amplified from said amplifier stages which have been turned off to a termination or load; turning on one or more of said amplifier stages responsive to said upstream signal information indicating that said present circuit configuration of said amplifier provides less power handling capability than needed for the signal to be amplified; and diverting the signal to be amplified from a termination or load to said amplifier stages which have been turned on.
6a BRIEF DESCRIPTION OF THE DRAWINGS
Other aspects and advantages of the present invention may become apparent upon reading the following detailed description and upon reference to the drawings in which:
FIG. 1 shows a power amplifier architecture which can use upstream signal information according to the principles of the present invention; and FIG. 2 shows the power amplifier architecture using upstream information according to the principles of the present invention.
DETAILED DESCRIPTION
An illustrative embodiment of a power amplifier system using upstream information according to the principles of the present invention is described.
FIG. 2 shows a general block diagram of a feed forward power amplifier architecture 40 using upstream signal information of the signal to be amplified by a main amplifier 12 to control the power handling capability of the main amplifier 12 and/or of the correction amplifier 14. In this embodiment, the main amplifier 12 has parallel Joseph Cozzarelli 1 7 amplifier stages 26 a-d, and the correction amplifier 14 has parallel amplifier stages 32 a-b. Processing circuitry 42 receives or obtains upstream signal information on the signal to be amplified by the main amplifier 12, for example upstream signal power detection information from a power detector 44 representing the measured peak and/or average power of the signal on the main signal path 13 to be amplified by the amplifier 12. Additionally or alternatively, the processing circuitry 42 can receive upstream signal configuration information which describes the signal to be amplified without directly performing measurements on the main signal path 13, for example information on the composition, component signals and structure for the signal to be 1o amplified, such as the number of carriers comprising the signal to be amplified, the type of carriers (for example, CDMA, TDMA or FDMA) and/or the number of users for which the signal is produced. The upstream signal configuration information can be provided by a base station controller (BSC) 46, the switching circuitry (MUX) and/or radio circuitry 48 to the processing circuitry 42. The processing circuitry 42 or ~ 5 portions thereof can be located in the BSC 46, the switching circuitry (MUX) and/or the radio circuitry 48.
Depending on the embodiment, the upstream signal information received or obtained by the processing circuitry 42 can include the upstream signal configuration information, the upstream signal power information and/or other upstream signal 2o information. In response to the upstream signal information, the processing circuitry 42 provides control signals) 50 to control the peak power capability of the main amplifier 12 and/or control signals) 52 to control the peak power capability of the correction amplifier 14. Based on the upstream signal information, the processing circuitry 42 can provide control signals) 50 to control the peak power capability of 25 the main amplifier 12 and/or control signals) 52 to control the peak power capability of the correction amplifier 14 (in this feed forward embodiment or other amplifier(s), if any, of other architectures), for example by turning "on" or "off' amplifier stages 26a-d in the main amplifier 12 and/or amplifier stages 32a-b in the correction amplifier 14. Depending on the embodiment, the processing circuitry 42 can adjust at Joseph Cozzarelli 1 least one operating characteristic of the main amplifier 12 and/or the correction amplifier 14 based on upstream signal configuration information or in response to the shutting down of the amplifier stage(s), for example by adjusting the bias voltages) and/or source voltages) to the amplifier 12. The operating characteristics of the amplifier and/or amplifier stage can include the power handling capability, including the peak power handling capability, and/or the class of operation of the amplifier.
In this embodiment, if each individual amplifier 26a-d has a 100 watts of power handling capability, the main amplifier 12 has 100 watts X the number of parallel power amplifier stages of power handling capability. As such, the main 1o amplifier 12 can handle peak powers of 400 watts. If the detected power level of the signal to be amplified is below a particular level, for example 300 watts, the processing circuitry 42 can provide control signals) to amplifier stages 26a-d to shut-off an amplifier or amplifiers, for example amplifier 26d. An amplifier stage 26a-d can be shut-down by cutting off the source voltage and/or the bias voltage. By 15 shutting off an amplifier or amplifiers, the power amplifier efficiency (output power over DC power consumed) is improved because the output power effectively remains the same while the DC power consumed is reduced.
In response to or based on the upstream signal information or in response to the turning off of an amplifiers) or amplifier stage(s), the processing circuitry 42 can 20 provide control signals) to a switching network 54 to divert the signal power for the shut-down amplifiers) to a termination or load. For example, the processing circuitry 42 can provide control signals) to low power radio frequency (RF) switches SSa-d which make up the switching network 54 in this embodiment. In response to the control signal(s), the low power RF switches SSa-d route the power of the signal 25 which would be amplified by the shut-down amplifier stages) to respective terminations 56a-d, and the remaining power is routed to the active amplifier stages) for amplification. Based on the upstream signal information or in response to the amplifier stages) which are shut-down, the processing circuitry 42 can adjust at least one of the operating characteristics of the active amplifier stage(s), for example by Joseph Cozzarelli 1 9 adjusting the bias voltages) to the active amplifier stage(s), such as to increase the bias voltage(s).
In this embodiment, the splitting network 57 is an arrangement of 1:2 sputters 24a-c, and the sputter 24a splits the signal into two replicas of the original signal having one-half the power. Each sputter 24b-c receives al/2 power replica of the original signal and splits the '/z power replica of the original signal into two '/4 power replicas of the original signal, and each amplifier stage 2fia-d amplifies one of the four (4) '/4 power replicas of the original signal. If the amplifier stage 26d is shut-down, the processing circuitry 42 provides a control signal to the switch SSd to route the power from the switching network 57 for the amplifier stage 26d to the termination 56d, such as a 50 ohm termination. The remaining power, for example from the switches SSa-c, is provided to the active amplifier stages 26a-c for amplification. After amplification, a combining network 58 combines the amplified copies of the signal from the active amplifier stages and combines them to provide the ~ 5 amplified signal at the desired level as would be understood by one of skill in the art.
In this embodiment, combining network 58 is an arrangement of 2:1 combiners 28a-c.
If the power level of the signal to be amplified is even lower, for example below a second threshold level (such as 200 watts or 50°io of the total peak power handling capability of the amplifier 12), the processing circuitry 42 can shut-off 2o additional amplifiers, for example the amplifiers 26c-d. fn this embodiment with four similar or the same parallel amplifier stages 26a-d with the same operating characteristics, the peak power handling capability of the amplifier 12 can be adjusted by 25% increments. If the amplifier 12 has six parallel amplifier stages operating with the same operating characteristics, the peak power handling capability of the 25 amplifier 12 could be adjusted in 16.7% increments by turning off or on amplifier stages. As such, the processing circuitry 42 can provide control signal(s)to the switching network 54, for example to switches SSc-d, such that the power from the splitting network 57 for the shut-down amplifier stages 26c-d is diverted to a termination, for example respective terminations 56c-d. The remaining power, for Joseph Cozzarelli 1 10 example from the switches SSa-b, is provided to the active amplifier stages 26a-b for amplification. After amplification, the combining network 58 combines the amplified copies of the signal from the amplifiers 26a-b as would be unserstood by one of skil in the art.
s In the embodiment of FIG. 2, the power amplification architecture 40 is a feed forward arrangement where a coupler 17 provides a version of the amplified input signal and distortion from the output of the main amplifier 12 onto the coupling path 18 to the coupler 19. The coupler 19 combines the amplified input signal and distortion with an inverse version of the input signal and distortion from the main to signal path 13. As such, the input signals cancel, and the distortion is left on the feed forward path 16. The distortion is provided to the correction amplifier 14 which amplifies the distortion on the distortion cancellation path 16. A combiner 22 cancels the distortion on the main signal path 13 with the distortion on the feed forward path 16 to reduce the distortion produced from the main amplifier 12. As the peak power ~ 5 levels decrease of the signal to be amplified, the peak power levels decrease of the distortion signal to be amplified by the correction amplifier 14. Accordingly, the processing circuitry 42 can provide control signals 52 to amplifier stages 32a-b of the correction amplifier 14 to de-activate or shut-down an amplifier stage 32a-b.
The processing circuitry 42 can provide control signals) 52 to switching 2o network 62, for example of low power RF switches 64a-b, to divert the power from the splitting network 30, for example a 1:2 sputter, for the shut-down amplifier stages) 32a and/or b to a termination, for example to associated terminations 66a and/or b. For example, the processing circuitry 42 can provide a control signal to shut-down the amplifier stage 32b, and a control signal (or the same control signal) to 25 switch 64b to divert the power from the sputter 30 for the deactivated amplifier stage 32b to the termination 66b. As such, the distortion signal can be amplified by the amplifier stage 32a and provided to the coupler 22. Depending on the embodiment, the processing circuitry 42 could shut-down both amplifier stages 32a-b and thereby the correction amplifier 14 depending on the upstream signal information.
Joseph Cozzarelli 1 11 The power amplification system according to principles of the present invention can operate with other power amplifier architectures which use different structures and do not use a correction amplifier 14 as described above to reduce the nonlinear distortion of the signal. For example, the correction amplifier 14 can be replaced with a second amplifier or amplifiers in an arrangement where the amplifiers amplify versions of the original signal, and the amplified versions of the original signal are combined to produce the amplified signal while producing reduced distortion. Other power amplification architectures are possible.
In one embodiment, the processing circuitry 42 receives upstream signal to power detection information comprising peak power information of a signal, such as a multicarrier signal, on the path 13 after the signal multiplexer/combiner 60 and before the amplifier 12. In response to the peak power information, the processing circuitry 42 can determine the peak power demand of the signal to be amplified and/or can provide control signals) 50 to control the peak power capability of the main amplifier 12 and/or control signals) 52 to control the peak power capability of the correction amplifier 14 (in this feed forward embodiment or other amplifier(s), if any, of other architectures). In response to peak power demand and/or the upstream signal power detection information, the processing circuitry can reconfigure the amplifier 12 and/or the correction amplifier 14, for example by turning "on" or "off' amplifier stages 26a-2o d in the main amplifier 12 and/or amplifier stages 32a-b in the correction amplifier 14 as well as providing control signals to switching and/or combining networks 54, 58, 62 and/or 32. Additionally, based on the upstream signal power detection information or the reconfiguration of the amplifier(s), the processing circuitry 42 can further change the power handling capability and/or the operating characteristics of the active amplifier stage(s), for example by changing the bias voltages) to the active amplifier stage(s).
In an alternative embodiment, the processing circuitry 42 receives upstream signal configuration information, for example the number of carriers comprising the signal to be amplified and the type of carriers (for example, CDMA, TDMA or Joseph Cozzarelli 1 12 FDMA). In response to the upstream signal configuration information, the processing circuitry 42 can reconfigure the amplifier 12 and/or the correction amplifier 14 (in this feed forward embodiment or other amplifier(s), if any, of other architectures).
For example, using the upstream signal configuration information, processing circuitry 42 can determine a peak power demand of the signal to be amplified.
For example, peak power demand can be determined as Pae~"and = P~~6 + Gain +
P,a~~o~_ , where Pa~~ is the average power of the signal at the input to the amplifier 12 which can be provided or determined by knowing the number of carriers or users in the signal and the average power per carrier as upstream signal configuration information. The 1 o Gain is the gain of the amplifer 12, and the peak to average power ratio factor Pfactor can be determined using upstream signal configuration information, for example the type of carriers and/or the number of carriers. For example, Pf~~,o~ can be 8dB for an FDMA carrier, 9dB for a TDMA carrier and 11.3 dB for a CDMA carrier type.
These values may be determined based on the number of carriers or further changed for known type of carriers based on the number of carriers. Depending on the embodiment, the Pae~"~~a ,Pa~b ,Gain and/or P,..,~«,. can be provided as upstream signal configuration information or used to determine or provide upstream signal configuration information by determining peak power demand given upstream signal configuration information or providing the peak power demand by providing the 2o upstream signal configuration information to a look-up table.
In response to the peak power demand and/or the upstream signal configuration information, the processing circuitry can provide control signals) 50 to control the peak power capability of the main amplifier 12 and/or control signals) 52 to control the peak power capability of the correction amplifier 14 (in this feed forward embodiment). The processing circuitry 42 can reconfigure the amplifer and/or the correction amplifier 14 by turning "on" or "off" amplifier stages 26a-d in the main amplifier 12 and/or amplifier stages 32a-b in the correction amplifier 14 as well as providing control signals) to switching and/or combining networks 54, and/or 34. Alternatively or additionally, based on the upstream signal configuration Joseph Cozzarelli 1 13 information or in response to the reconfiguration, the processing circuitry 42 can change the power handling capability and/or the operating characteristics, such as operating class of the main amplifier 12, the correction amplifier 14 (in this feed forward embodiment or other amplifier(s), if any, of other architectures) and/or of the amplifier stages) 26a-d or 32a-b, for example by changing the bias voltages) to the amplifier stage(s).
Furthermore, the processing circuitry 42 can receive upstream signal information which includes both upstream signal configuration information and upstream signal power detection information, for example the average power and/or the peak power of the signal on the path 13 after the multiplexer or combiner 60 and before the main amplifier 12 and the type of carriers and/or number of carriers comprising the signal to be amplified. In response to the upstream signal configuration information and the upstream signal power detection information, the processing circuitry 42 can reconfigure the amplifier 12 and/or the correction 15 amplifier 14 (in this feed forward embodiment or other amplifier(s), if any, of other architectures). For example, using the upstream signal configuration information and the upstream signal power detection information, the processing circuitry 42 can determine a peak power demand for the signal to be amplified. For example, as mentioned above, if Pde",a"a = P~~~ + Gain + Prv~~o~. , P~~~ can be measured as upstream 2o signal power detection information by power detector 44 at the input to the amplifier 12 and Pfa~,o~_ can be determined by the type of carriers and/or the number of carriers as upstream signal configuration information.
In response to the peak power demand and/or the upstream signal information, the processing circuitry can provide control signals) 50 to control the peak power 25 capability of the main amplifier 12 and/or control signals) 52 to control the peak power capability of the correction amplifier 14 (in this feed forward embodiment).
The processing circuitry 42 can reconfigure the amplifier 12 and/or the correction amplifier 14 by turning "on" or "off' amplifier stages 26a-d in the main amplifier 12 and/or amplifier stages 32a-b in the correction amplifier 14 as well as providing Joseph Cozzarelli 1 14 control signals) to switching and/or combining networks 54, 58, 30 and/or 34 as described above. Alternatively or additionally, based on the upstream signal configuration information or in response to the reconfiguration, the processing circuitry 42 can change the power handling capability and/or the operating characteristics, such as the operating class of the main amplifier 12, the correction amplifier 14 (in this feed forward embodiment or other amplifier(s), if any, of other architectures) and/or of the amplifier stages) 26a-d or 32a-b, for example by changing the bias voltages) to the amplifier stage(s).
Depending on the embodiment, the processing circuitry 42 can use the upstream signal configuration information to determine a peak power demand, and reconfigure and/or change the operating characteristics or peak power handling capability of the main amplifier 12 and/or the correction amplifier 14 to efficiently handle such peak powers determined for the signals characterized by the upstream signal configuration information. Furthermore, the processing circuitry can further receive upstream signal power detection information, such as the actual peak power of the signal to be amplified, to further reconfigure the main amplifier 12 and/or the correction amplifier 14 (in this feed forward embodiment or other amplifier(s), if any, of other architectures) and/or control the operating characteristics of the amplifier stage(s). Additionally, the processing circuitry 42 can provide control signals) to reconfigure the amplifier (s) by shutting-down amplifier stages) based on the upstream signal information and changing the operating characteristics of the active amplifier stages) based on the upstream signal information or in response to the reconfiguration, for example by adjusting the bias voltages) of the operating amplifier stage(s).
In addition to the embodiment described above, alternative configurations of the power amplification architecture according to the principles of the present invention are possible which omit and/or add components and/or use variations or portions of the described system. For example, the power amplification system has been described as determining a peak power demand from the upstream signal Joseph Cozzarelli 1 15 information to control the amplifier(s), but embodiments of the amplification system can control the reconfiguration and/or operation of the amplifiers) and/or the amplifier stages(s) based on upstream signal information without affirmatively calculating peak power demand from the upstream signal information, for example if the upstream signal information is input to a look-up table which produces particular control signals) to control the reconfiguration and/or operating characteristics of the amplifiers) and/or amplifier stage(s). Moreover, the upstream signal information can include or be the peak power demand. Additionally, the embodiments of the power amplification system have been described as being used with a particular feed-1 o forward RF amplifier arrangement, but the architecture can be used to improve signal amplification in other amplifier or electrical circuit arrangements. Depending on the embodiment, the main amplifier 12 can be the only amplifier, and there is no correction amplifier. Additional amplifiers) can be used to amplify replicas of the original signal which are recombined to produce the amplified signal. Other 15 architectures are possible which use combinations of the above described architectures and/or techniques for amplifying a signal in a more efficient and/or linear fashion.
Furthermore, the power architecture system has been described as detecting certain upstream signal information, but other parameters or characteristics of the 2o signal to be amplified can be detected along with the upstream signal information or as the upstream signal information. The system has also been described as shutting off or on particular amplifier stage(s), but the amplifier stages) which shut off or on can be rotated or changed in any desired manner. The system has been described as using couplers, sputters and combiners, but other devices, such as 3dB
sputters and 25 other coupling, signal splitting, or sampling devices, can be used as well as other combining arrangements or devices, such as summers. The power amplifier architecture has been further described as using different configurations using discrete components, but it should be understood that the architecture and portions thereof can be implemented in application specific integrated circuits, software-driven processing Joseph Cozzarelli 1 16 circuitry, firmware or other arrangements of discrete components as would be understood by one of ordinary skill in the art with the benefit of this disclosure. What has been described is merely illustrative of the application of the principles of the present invention. Those skilled in the art will readily recognize that these and various other modifications, arrangements and methods can be made to the present invention without strictly following the exemplary applications illustrated and described herein and without departing from the spirit and scope of the present invention.
Claims (18)
1. A power amplification circuit, said circuit comprising:
a first amplifier having a plurality of amplifier stages; and a first plurality of switches wherein each of said switches is configured to direct signals inputted to said switch to one of a first plurality of impedances or to an input of one of said plurality of amplifier stages of said first amplifier.
a first amplifier having a plurality of amplifier stages; and a first plurality of switches wherein each of said switches is configured to direct signals inputted to said switch to one of a first plurality of impedances or to an input of one of said plurality of amplifier stages of said first amplifier.
2. The circuit of claim 1, further comprising:
a second amplifier electrically coupled to said first amplifier and having a plurality of amplifier stages; and a second plurality of switches wherein each of said switches is configured to direct signals inputted to said switch to one of a second plurality of impedances or to an input of one of said plurality of amplifier stages of said second amplifier.
a second amplifier electrically coupled to said first amplifier and having a plurality of amplifier stages; and a second plurality of switches wherein each of said switches is configured to direct signals inputted to said switch to one of a second plurality of impedances or to an input of one of said plurality of amplifier stages of said second amplifier.
3. The circuit of claim 2, further comprising a sensing circuitry electrically coupled to said first amplifier and said second amplifier and configured to provide upstream signal information comprising at least one of the number of carriers comprising the signal to be amplified by said amplifier, the type of carriers comprising the signal to be amplified by said amplifier, the number of users for which the signal to be amplified by said amplifier is amplified, the average power of the signal to be amplified by said amplifier, and the peak power of the signal to be amplified by said amplifier.
4. The circuit of claim 3, further comprising a processing circuitry configured to be responsive to said upstream signal information to provide control signals to said first plurality of switches and said second plurality of switches.
5. The circuit of claim 4 wherein said processing circuitry is further configured to be responsive to said upstream signal information to provide control signals to said plurality of amplifier stages of said first amplifier and said second amplifier to adjust one or more operating characteristics of said amplifier stages.
6. A power amplification system, said system comprising:
an amplifier having a plurality of amplifier stages wherein said amplifier is responsive to control signals to turn off one or more of said amplifier stages and to divert the signal to be amplified from said amplifier stages that are turned off to a termination or load, and said amplifier is responsive to control signals to turn on one or more of said amplifier stages and to divert the signal to be amplified from a termination or load to said amplifier stages that are turned on.
an amplifier having a plurality of amplifier stages wherein said amplifier is responsive to control signals to turn off one or more of said amplifier stages and to divert the signal to be amplified from said amplifier stages that are turned off to a termination or load, and said amplifier is responsive to control signals to turn on one or more of said amplifier stages and to divert the signal to be amplified from a termination or load to said amplifier stages that are turned on.
7. The system of claim 6 wherein said amplifier is additionally responsive to control signals to adjust one or more operating characteristics of said amplifier stages.
8. The system of claim 7 wherein said operating characteristics comprise at least one of the bias and source voltages of said amplifier stages.
9. A method of amplifying a signal, comprising:
providing an amplifier having a plurality of amplifier stages operating in a present circuit configuration;
obtaining upstream signal information of said signal to be,amplified by said amplifier;
turning off one or more of said amplifier stages responsive to said upstream signal information indicating that said present circuit configuration of said amplifier provides more power handling capability than needed for the signal to be amplified;
diverting the signal to be amplified from said amplifier stages which have been turned off to a termination or load;
turning on one or more of said amplifier stages responsive to said upstream signal information indicating that said present circuit configuration of said amplifier provides less power handling capability than needed for the signal to be amplified; and diverting the signal to be amplified from a termination or load to said amplifier stages which have been turned on.
providing an amplifier having a plurality of amplifier stages operating in a present circuit configuration;
obtaining upstream signal information of said signal to be,amplified by said amplifier;
turning off one or more of said amplifier stages responsive to said upstream signal information indicating that said present circuit configuration of said amplifier provides more power handling capability than needed for the signal to be amplified;
diverting the signal to be amplified from said amplifier stages which have been turned off to a termination or load;
turning on one or more of said amplifier stages responsive to said upstream signal information indicating that said present circuit configuration of said amplifier provides less power handling capability than needed for the signal to be amplified; and diverting the signal to be amplified from a termination or load to said amplifier stages which have been turned on.
10. The method of claim 9 wherein said step of obtaining comprises obtaining at least one of the number of carriers comprising the signal to be amplified by said amplifier, the type of carriers comprising the signal to be amplified by said amplifier, and the number of users for which the signal to be amplified by said amplifier is amplified.
1 1. The method of claim 9 wherein said step of obtaining comprises measuring at least one of the average power and peak power of the signal to be amplified by said amplifier.
12. The method of claim 9 further comprising the step of adjusting one or more operating characteristics of said amplifier stages responsive to said upstream signal information.
13. The method of claim 12 wherein said operating characteristics comprise at least one of the bias and source voltages of said amplifier stages.
14. A power amplification system, said system comprising:
an amplifier having a plurality of amplifier stages operating in a present circuit configuration;
a processing circuitry configured to provide one or more control signals to cause said amplifier to turn off one or more of said amplifier stages and to divert the signal to be amplified from said amplifier stages which have been turned off to a termination or load responsive to said upstream signal information indicating that said present circuit configuration of said amplifier provides more power handling capability than needed for the signal to be amplified; and said processing circuitry being further configured to provide one or more control signals to cause said amplifier to turn on one or more of said amplifier stages and to divert the signal to be amplified from a termination or load to said amplifier stages which have been turned on responsive to said upstream signal information indicating that said present circuit configuration of said amplifier provides less power handling capability than needed for the signal to be amplified.
an amplifier having a plurality of amplifier stages operating in a present circuit configuration;
a processing circuitry configured to provide one or more control signals to cause said amplifier to turn off one or more of said amplifier stages and to divert the signal to be amplified from said amplifier stages which have been turned off to a termination or load responsive to said upstream signal information indicating that said present circuit configuration of said amplifier provides more power handling capability than needed for the signal to be amplified; and said processing circuitry being further configured to provide one or more control signals to cause said amplifier to turn on one or more of said amplifier stages and to divert the signal to be amplified from a termination or load to said amplifier stages which have been turned on responsive to said upstream signal information indicating that said present circuit configuration of said amplifier provides less power handling capability than needed for the signal to be amplified.
15. The system of claim 14 wherein said upstream signal information comprises at least one of the number of carriers comprising the signal to be amplified by said amplifier, the type of carriers comprising the signal to be amplified by said amplifier, and the number of users for which the signal to be amplified by said amplifier is amplified.
16. The system of claim 14 wherein said upstream signal information comprises at least one of the average power and peak power of the signal to be amplified by said amplifier.
17. The system of claim 14 wherein said processing circuitry is further configured to provide control signals to said amplifier to adjust one or more operating characteristics of said amplifier stages responsive to said upstream signal information.
18. The system of claim 17 wherein said operating characteristics comprise at least one of the bias and source voltages of said amplifier stages.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/494,082 US6359504B1 (en) | 2000-01-28 | 2000-01-28 | Power amplifier using upstream signal information |
| US09/494,082 | 2000-01-28 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2330395A1 CA2330395A1 (en) | 2001-07-28 |
| CA2330395C true CA2330395C (en) | 2004-11-16 |
Family
ID=23962955
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002330395A Expired - Lifetime CA2330395C (en) | 2000-01-28 | 2001-01-09 | Power amplifier using upstream signal information |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US6359504B1 (en) |
| EP (1) | EP1120904B1 (en) |
| JP (1) | JP3869214B2 (en) |
| KR (1) | KR20010078104A (en) |
| AT (1) | ATE550829T1 (en) |
| AU (1) | AU776377B2 (en) |
| CA (1) | CA2330395C (en) |
Families Citing this family (50)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6525605B2 (en) * | 1998-08-19 | 2003-02-25 | Harris Corporation | Power amplifier system having frequency and amplifier failure compensation |
| AU2002228989A1 (en) * | 2000-12-22 | 2002-07-08 | The Johns Hopkins University | High-efficiency solid state power amplifier |
| US20020183011A1 (en) * | 2001-03-19 | 2002-12-05 | Superconductor Technologies, Inc. | Method and apparatus for combined receive and transmit subsystems in cellular communication systems |
| US6515545B1 (en) * | 2001-08-17 | 2003-02-04 | Harris Corporation | RF power amplifier transistor quiescent current checking and adjusting |
| US6683496B2 (en) * | 2001-08-20 | 2004-01-27 | Harris Corporation | System and method for minimizing dissipation in RF power amplifiers |
| US6522196B1 (en) * | 2001-08-20 | 2003-02-18 | Harris Corporation | System and method for improving input return loss in RF amplifiers |
| US8380143B2 (en) | 2002-05-01 | 2013-02-19 | Dali Systems Co. Ltd | Power amplifier time-delay invariant predistortion methods and apparatus |
| US8811917B2 (en) | 2002-05-01 | 2014-08-19 | Dali Systems Co. Ltd. | Digital hybrid mode power amplifier system |
| JP2004064377A (en) * | 2002-07-29 | 2004-02-26 | Hitachi Kokusai Electric Inc | Feedforward amplifier |
| US8428181B2 (en) * | 2002-12-02 | 2013-04-23 | Research In Motion Limited | Method and apparatus for optimizing transmitter power efficiency |
| US7539269B2 (en) * | 2003-08-07 | 2009-05-26 | Nokia Corporation | Method and apparatus for discrete power synthesis of multicarrier signals with constant envelope power amplifiers |
| GB0320352D0 (en) * | 2003-09-01 | 2003-10-01 | Secr Defence | Digital modulation waveforms for use in ranging systems |
| US7333563B2 (en) * | 2004-02-20 | 2008-02-19 | Research In Motion Limited | Method and apparatus for improving power amplifier efficiency in wireless communication systems having high peak to average power ratios |
| EP1569330B8 (en) * | 2004-02-20 | 2006-06-28 | Research In Motion Limited | Method and apparatus for improving power amplifier efficiency in wireless communication systems having high peak to average power ratios |
| US7751783B2 (en) * | 2004-06-30 | 2010-07-06 | Black Sand Technologies, Inc. | Power amplifier protection circuit and associated methods |
| US7751784B2 (en) * | 2004-06-30 | 2010-07-06 | Black Sand Technologies, Inc. | Method of protecting power amplifiers |
| WO2006069597A1 (en) * | 2004-12-27 | 2006-07-06 | Telecom Italia S.P.A. | Hybrid locating method and system for locating a mobile terminal in a wireless communications network |
| KR100735316B1 (en) * | 2005-06-29 | 2007-07-04 | 삼성전자주식회사 | System and method for transmitting signal in a communication system |
| US7221223B2 (en) * | 2005-07-28 | 2007-05-22 | Motorola, Inc. | Methods and apparatus of managing a power amplifier |
| US8761305B2 (en) | 2006-06-14 | 2014-06-24 | Blackberry Limited | Input drive control for switcher regulated power amplifier modules |
| EP2027650B9 (en) * | 2006-06-14 | 2013-02-20 | Research In Motion Limited | Input drive control for switcher regulated power amplifier modules |
| KR101010042B1 (en) | 2006-06-14 | 2011-01-21 | 리서치 인 모션 리미티드 | Improved control of switcher regulated power amplifier modules |
| US7570965B2 (en) | 2006-09-29 | 2009-08-04 | Broadcom Corporation | Method and system for compensating for using a transmitter to calibrate a receiver for channel equalization |
| US8031651B2 (en) | 2006-09-29 | 2011-10-04 | Broadcom Corporation | Method and system for minimizing power consumption in a communication system |
| US7877070B2 (en) | 2006-09-29 | 2011-01-25 | Broadcom Corp. | Method and system for tuning an antenna using injection |
| US8340712B2 (en) | 2006-09-29 | 2012-12-25 | Broadcom Corporation | Method and system for utilizing diplexer/duplexer for WCDMA operation as a filter for supporting GSM-based operation |
| US8081940B2 (en) | 2006-09-29 | 2011-12-20 | Broadcom Corporation | Method and system for dynamically tuning and calibrating an antenna using an on-chip digitally controlled array of capacitors |
| US8396044B2 (en) | 2006-09-29 | 2013-03-12 | Broadcom Corporation | Method and system for antenna architecture for WCDMA/HSDPA/HSUDPA diversity and enhanced GSM/GPRS/edge performance |
| US8018913B2 (en) | 2006-09-29 | 2011-09-13 | Broadcom Corporation | Method and system for sharing components in a time division multiplex wireless system |
| US7689188B2 (en) | 2006-09-29 | 2010-03-30 | Broadcom Corporation | Method and system for dynamically tuning and calibrating an antenna using antenna hopping |
| US8233935B2 (en) | 2006-09-29 | 2012-07-31 | Broadcom Corporation | Method and system for sharing RF filters in systems supporting WCDMA and GSM |
| US8165552B2 (en) | 2006-09-29 | 2012-04-24 | Broadcom Corporation | Method and system for identifying radio frequency identification (RFID) tag location using a switchable coil |
| US7907926B2 (en) | 2006-09-29 | 2011-03-15 | Broadcom Corporation | Method and system for utilizing an antenna for frequency modulation (FM) communication, near field communication (NFC) and radio frequency identification (RFID) |
| US8116259B2 (en) | 2006-09-29 | 2012-02-14 | Broadcom Corporation | Method and system for diversity processing based on antenna switching |
| US8032096B2 (en) | 2006-09-29 | 2011-10-04 | Broadcom Corporation | Method and system for compensating for antenna pulling |
| US7634246B2 (en) | 2006-09-29 | 2009-12-15 | Broadcom Corporation | Method and system for blocker attenuation using multiple receive antennas |
| US20080106332A1 (en) * | 2006-11-03 | 2008-05-08 | Wolf Randy L | Switching Low Noise Amplifier |
| US9026067B2 (en) | 2007-04-23 | 2015-05-05 | Dali Systems Co. Ltd. | Remotely reconfigurable power amplifier system and method |
| CN104202279A (en) | 2006-12-26 | 2014-12-10 | 大力系统有限公司 | Method and system for baseband predistortion linearization in multi-channel wideband communication systems |
| JP5255986B2 (en) * | 2008-10-20 | 2013-08-07 | 株式会社日立ハイテクノロジーズ | Patterned media inspection method and inspection apparatus |
| WO2010124297A1 (en) * | 2009-04-24 | 2010-10-28 | Dali Systems Co.Ltd. | Remotely reconfigurable power amplifier system and method |
| US8620238B2 (en) | 2010-07-23 | 2013-12-31 | Blackberry Limited | Method of power amplifier switching power control using post power amplifier power detection |
| US8682338B2 (en) | 2010-09-14 | 2014-03-25 | Dali Systems Co., Ltd. | Remotely reconfigurable distributed antenna system and methods |
| US8942264B2 (en) | 2012-10-26 | 2015-01-27 | Deere & Company | Receiver and method for receiving a composite signal |
| US9048964B2 (en) | 2012-10-26 | 2015-06-02 | Deere & Company | Receiver and method for receiving a composite signal |
| US8781039B2 (en) | 2012-10-26 | 2014-07-15 | Deere & Company | Receiver and method for receiving a composite signal |
| US8942157B2 (en) | 2012-10-26 | 2015-01-27 | Deere & Company | Receiver and method for receiving a composite signal |
| TWI710208B (en) * | 2016-06-24 | 2020-11-11 | 日商東京計器股份有限公司 | Amplifying device |
| PT115072B (en) * | 2018-10-11 | 2023-08-16 | Univ Nova De Lisboa | DIGITALLY CONTROLLED MULTI STAGE SMART COMBINER |
| US11374543B2 (en) * | 2019-09-04 | 2022-06-28 | Skyworks Solutions, Inc. | Amplifier system with reduced voltage swing |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US575729A (en) * | 1897-01-26 | Extension-desk | ||
| EP0135039B1 (en) * | 1983-07-21 | 1988-09-28 | Victor Company Of Japan, Limited | Noise reduction by linear interpolation using a single sample-and-hold circuit |
| US5304943A (en) * | 1992-11-16 | 1994-04-19 | Harris Corporation | In-phase combiner and RF recovery system |
| US5923215A (en) * | 1996-06-13 | 1999-07-13 | The Whitaker Corporation | Linearized amplifier |
| US5757229A (en) * | 1996-06-28 | 1998-05-26 | Motorola, Inc. | Bias circuit for a power amplifier |
| JPH10173456A (en) * | 1996-12-11 | 1998-06-26 | Fujitsu Ltd | Signal amplifier circuit |
| CN1134886C (en) * | 1996-12-30 | 2004-01-14 | 三星电子株式会社 | Combined linear power amplifying device and method |
| US6463269B2 (en) * | 1997-03-31 | 2002-10-08 | Bellsouth Corporation | Power amplification system with intelligent control of amplifier modules |
| US5886572A (en) * | 1997-07-25 | 1999-03-23 | Motorola, Inc. | Method and apparatus for reducing distortion in a power amplifier |
| US5936464A (en) * | 1997-11-03 | 1999-08-10 | Motorola, Inc. | Method and apparatus for reducing distortion in a high efficiency power amplifier |
| US6188277B1 (en) * | 1998-08-19 | 2001-02-13 | Harris Corporation | Power amplifier having monitoring and circuit protection |
| US6100756A (en) * | 1998-09-21 | 2000-08-08 | Motorola, Inc. | Method and apparatus for high efficiency power amplification |
-
2000
- 2000-01-28 US US09/494,082 patent/US6359504B1/en not_active Expired - Lifetime
-
2001
- 2001-01-09 CA CA002330395A patent/CA2330395C/en not_active Expired - Lifetime
- 2001-01-15 EP EP01300308A patent/EP1120904B1/en not_active Expired - Lifetime
- 2001-01-15 AT AT01300308T patent/ATE550829T1/en active
- 2001-01-22 AU AU16382/01A patent/AU776377B2/en not_active Ceased
- 2001-01-26 JP JP2001018141A patent/JP3869214B2/en not_active Expired - Fee Related
- 2001-01-27 KR KR1020010003880A patent/KR20010078104A/en active Search and Examination
Also Published As
| Publication number | Publication date |
|---|---|
| CA2330395A1 (en) | 2001-07-28 |
| AU1638201A (en) | 2001-08-02 |
| JP2001244757A (en) | 2001-09-07 |
| ATE550829T1 (en) | 2012-04-15 |
| JP3869214B2 (en) | 2007-01-17 |
| EP1120904A2 (en) | 2001-08-01 |
| US6359504B1 (en) | 2002-03-19 |
| EP1120904B1 (en) | 2012-03-21 |
| AU776377B2 (en) | 2004-09-09 |
| EP1120904A3 (en) | 2004-06-30 |
| KR20010078104A (en) | 2001-08-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA2330395C (en) | Power amplifier using upstream signal information | |
| US6639463B1 (en) | Adaptive power amplifier system and method | |
| US8274332B2 (en) | N-way Doherty distributed power amplifier with power tracking | |
| US7440733B2 (en) | Constant gain nonlinear envelope tracking high efficiency linear amplifier | |
| US6624694B2 (en) | System and method for producing an amplified signal | |
| US7339426B2 (en) | High efficiency linear amplifier employing dynamically controlled back off | |
| US7295064B2 (en) | Doherty amplifier | |
| US10305437B2 (en) | Doherty amplifier | |
| US9030255B2 (en) | Linearization circuit and related techniques | |
| US20040100323A1 (en) | Systems and methods of dynamic bias switching for radio frequency power amplifiers | |
| US20080055001A1 (en) | Power amplifying apparatus and mobile communication terminal | |
| EP2642660A2 (en) | Linearization circuit and related techniques | |
| Wood et al. | A high power, high efficiency UMTS amplifier using a novel Doherty configuration | |
| Rodriguez et al. | Design of Asymmetrical Doherty GaN HEMT Power Amplifiers for 4G Applications | |
| MATSUNAGA et al. | Low distortion Ku-band power heterojunction FET amplifier utilizing an FET with grounded source and drain |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request |