CA2393443A1 - Mosfet device system and method - Google Patents
Mosfet device system and method Download PDFInfo
- Publication number
- CA2393443A1 CA2393443A1 CA002393443A CA2393443A CA2393443A1 CA 2393443 A1 CA2393443 A1 CA 2393443A1 CA 002393443 A CA002393443 A CA 002393443A CA 2393443 A CA2393443 A CA 2393443A CA 2393443 A1 CA2393443 A1 CA 2393443A1
- Authority
- CA
- Canada
- Prior art keywords
- semiconductor substrate
- schottky
- channel
- source
- electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims description 87
- 238000004519 manufacturing process Methods 0.000 claims abstract description 40
- 239000000758 substrate Substances 0.000 claims description 90
- 239000004065 semiconductor Substances 0.000 claims description 74
- 239000002019 doping agent Substances 0.000 claims description 67
- 229910052751 metal Inorganic materials 0.000 claims description 42
- 239000002184 metal Substances 0.000 claims description 42
- 229910021332 silicide Inorganic materials 0.000 claims description 31
- 230000008569 process Effects 0.000 claims description 25
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 22
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 claims description 18
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 14
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 claims description 14
- 229910052796 boron Inorganic materials 0.000 claims description 14
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 14
- 229910052785 arsenic Inorganic materials 0.000 claims description 13
- 239000010408 film Substances 0.000 claims description 13
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 claims description 13
- 229910052738 indium Inorganic materials 0.000 claims description 13
- ZXEYZECDXFPJRJ-UHFFFAOYSA-N $l^{3}-silane;platinum Chemical compound [SiH3].[Pt] ZXEYZECDXFPJRJ-UHFFFAOYSA-N 0.000 claims description 11
- 229910021339 platinum silicide Inorganic materials 0.000 claims description 11
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 claims description 9
- 229910052787 antimony Inorganic materials 0.000 claims description 9
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 claims description 9
- 229910052733 gallium Inorganic materials 0.000 claims description 9
- 229910052741 iridium Inorganic materials 0.000 claims description 9
- GKOZUEZYRPOHIO-UHFFFAOYSA-N iridium atom Chemical compound [Ir] GKOZUEZYRPOHIO-UHFFFAOYSA-N 0.000 claims description 9
- 229910052763 palladium Inorganic materials 0.000 claims description 9
- 229910052761 rare earth metal Inorganic materials 0.000 claims description 9
- 150000002910 rare earth metals Chemical class 0.000 claims description 9
- 238000005530 etching Methods 0.000 claims description 7
- 238000000151 deposition Methods 0.000 claims description 6
- 230000001105 regulatory effect Effects 0.000 claims description 6
- 238000000059 patterning Methods 0.000 claims description 4
- 238000006243 chemical reaction Methods 0.000 claims description 3
- 239000010409 thin film Substances 0.000 claims description 3
- 238000000137 annealing Methods 0.000 claims 2
- 239000007943 implant Substances 0.000 abstract description 22
- 125000001475 halogen functional group Chemical group 0.000 abstract description 15
- 230000003071 parasitic effect Effects 0.000 abstract description 13
- 230000004888 barrier function Effects 0.000 abstract description 12
- 230000000694 effects Effects 0.000 abstract description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 27
- 229910052710 silicon Inorganic materials 0.000 description 26
- 239000010703 silicon Substances 0.000 description 26
- 230000008901 benefit Effects 0.000 description 12
- 239000012535 impurity Substances 0.000 description 11
- 238000005516 engineering process Methods 0.000 description 7
- 230000009467 reduction Effects 0.000 description 7
- 238000011065 in-situ storage Methods 0.000 description 6
- 150000002739 metals Chemical class 0.000 description 5
- 229910052691 Erbium Inorganic materials 0.000 description 4
- 229910045601 alloy Inorganic materials 0.000 description 4
- 239000000956 alloy Substances 0.000 description 4
- 125000004429 atom Chemical group 0.000 description 4
- 238000013461 design Methods 0.000 description 4
- UYAHIZSMUZPPFV-UHFFFAOYSA-N erbium Chemical compound [Er] UYAHIZSMUZPPFV-UHFFFAOYSA-N 0.000 description 4
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 4
- 238000001228 spectrum Methods 0.000 description 4
- VLJQDHDVZJXNQL-UHFFFAOYSA-N 4-methyl-n-(oxomethylidene)benzenesulfonamide Chemical compound CC1=CC=C(S(=O)(=O)N=C=O)C=C1 VLJQDHDVZJXNQL-UHFFFAOYSA-N 0.000 description 3
- 238000013459 approach Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000008030 elimination Effects 0.000 description 3
- 238000003379 elimination reaction Methods 0.000 description 3
- 230000005669 field effect Effects 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- 238000001459 lithography Methods 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 229910021340 platinum monosilicide Inorganic materials 0.000 description 3
- 230000005855 radiation Effects 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 238000009826 distribution Methods 0.000 description 2
- 229910052697 platinum Inorganic materials 0.000 description 2
- 238000011160 research Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 230000026676 system process Effects 0.000 description 2
- 238000012935 Averaging Methods 0.000 description 1
- 229910018999 CoSi2 Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 230000002547 anomalous effect Effects 0.000 description 1
- 230000003466 anti-cipated effect Effects 0.000 description 1
- QZPSXPBJTPJTSZ-UHFFFAOYSA-N aqua regia Chemical compound Cl.O[N+]([O-])=O QZPSXPBJTPJTSZ-UHFFFAOYSA-N 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- FFBHFFJDDLITSX-UHFFFAOYSA-N benzyl N-[2-hydroxy-4-(3-oxomorpholin-4-yl)phenyl]carbamate Chemical compound OC1=C(NC(=O)OCC2=CC=CC=C2)C=CC(=C1)N1CCOCC1=O FFBHFFJDDLITSX-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000002800 charge carrier Substances 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 230000002939 deleterious effect Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 238000005421 electrostatic potential Methods 0.000 description 1
- 229960002050 hydrofluoric acid Drugs 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 208000013409 limited attention Diseases 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 238000012856 packing Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000005036 potential barrier Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000003014 reinforcing effect Effects 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823835—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes silicided or salicided gate conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823412—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/82345—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823842—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/095—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being Schottky barrier gate field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66643—Lateral single gate silicon transistors with source or drain regions formed by a Schottky barrier or a conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7839—Field effect transistors with field effect produced by an insulated gate with Schottky drain or source contact
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Abstract
A MISFEED device system and method of fabricating same are disclosed. The present invention utilizes Shotky barrier contacts (301, 302) for source and/or drain contact fabrication within the context of a MISFEED device structure to eliminate the requirement for halo/pocket implants and shallow source/drain extensions to control short channel effects. Additionally, the present invention unconditionally eliminates the parasitic bipolar gin associated with MISFEED fabrication, reduces manufacturing costs, tightens control of device performance parameters, and provides for superior device characteristics as compared to the prior art.
Description
Title: MOSFET DEVICE SYSTEM AND METHOD
FIELD OF THE INVENTION
The present invention relates generally to field of metal oxide semiconductor field effect transistors (MOSFETs), and has specific application to the fabrication of these devices in the context of an integrated circuit (IC).
Since the invention of the transistor in the late 1940s, tremendous advances have been made in the field of microelectronics. Current technology allows for the cost-effective fabrication of integrated circuits (ICs) with over 100 million components - all on a piece of silicon roughly lOmm on a side. The one billion transistor IC will be commercially available within a few years. The desire for greater functionality and performance at less cost per IC drives several trends.
First, functionality drives IC transistor counts up. Second, the transistors themselves are being reduced in size so as to achieve greater packing density and, very importantly, to improve their performance. As far as performance is concerned, the key 16 parameter for Metal-Oxide-Semiconductor-Field-Effect-Transistors (MOSFETs, the dominant transistor technology of the day) is the channel length. The channel length (L) is the distance that charge carriers must travel to pass through the device, and a reduction in this length simultaneously implies higher current drives, reduced parasitic resistances and capacitances and improved high-frequency performance. A common figure-of-merit 2~ is the power-delay product, and this generalized measure of transistor performance improves as the cube of the inverse of the channel length (1/L~). This explains the tremendous incentive that IC manufacturers have to reduce the channel length as much as manufacturing capabilities will allow.
SUBSTITUTE SHEET (RULE 26) For digital applications, MOS transistors behave like switches. When 'on', they drive relatively large amounts of current, and when turned 'off' they are characterized by a certain amount of leakage current. As channel lengths are reduced, drive currents increase, which is beneficial for circuit performance as stated above.
However, leakage currents increase as well. Leaky transistors contribute to quiescent power dissipation (the power dissipated by an IC when idle) and in extreme cases can affect the transfer of binary information during active operation. Device designers therefore have good reason to keep leakage currents low as channel lengths are reduced.
MOS transistor leakage currents are traditionally controlled by introducing controlled amounts of impurities (dopants) into the channel region of the device, and by 11 tailoring the source/drain lateral and vertical doping distributions.
Although these approaches are effective in shoring up the potential barrier internal to the MOS transistor and therefore reducing the leakage current, they can also contribute to degraded drive current and increased parasitic capacitance - the very items that channel length reduction is meant to improve. Furthermore, depending on exactly how in the manufacturing 16 process the channel and tailored source/drain dopants are introduced, the manufacturing cost can be affected significantly. Given traditional MOS transistor design and architecture, there are only limited solutions to the trade-off between drive current, leakage current, parasitic capacitance and resistance, and manufacturing complexity/cost.
The present invention offers a new relationship between these competing 21 requirements, and makes possible MOS devices with characteristics that are not achievable with traditional (impurity doped) MOS architectures. The use of metal for the source and drain and a simple, uniformly implanted channel dopant p ~ofile provides for improvements to device characteristics in terms of reduced parasitic capa;;itance, reduced statistical SUBSTITUTE SHEET (RULE 26) variations in these characteristics (especially as the channel length is decreased) and reduced manufacturing cost and complexity.
DESCRIPTION OF THE PRIOR ART
Doping Profiles Previous generations of MOS transistors have relied on laterally uniform, and 6 vertically non-uniform channel doping profiles to control drain-to-source leakage currents.
See Yuan Taur, "The Incredible Shrinking Transistor", IEEE SPECTRUM, pages 25-29 (www.spectrum.ieee.org, ISSN 0018-9235, July 1999). FIG. 1 illustrates an exemplary long-channel conventional MOS device (100) that comprises an impurity doped source (101), an impurity doped drain (102), a conventional MOS type gate stack (103), and a I 1 laterally uniform channel doping profile (104) in the substrate to assist in the control of source-to-drain leakage currents. Devices are electrically isolated from each other via a field oxide (105). Such channel dopant profiles are common in devices with channel lengths down to approximately 200 nanometers (nm).
However, as device channel lengths have been reduced ito the 100 nm regime the literature teaches that channel doping profiles that are non-uniform in both the lateral and vertical directions are required. Referencing FIG. 2, the exemplary short-channel MOS device (200) has some elements similar to the long-channel MOS
device (100). The structure comprises a conventional impurity doped source (201) and drain (202) as well as a conventional MOS gate stack (203) (width < ~-100 nm, corresponding to 21 the channel length L). The structure further comprises shallow, impurity doped extensions for the source (208) and drain (209) electrodes which are used in conjunction with drain (206) and source (207) pocket doping as well as conventional channel doping (204) to control source to drain leakage currents. Source and drain electrodes (201) and (202) and SUBSTITUTE SHEET (RULE 26) their respective extensions (208) and (209) (the combination of all four of which comprise the tailored source/drain doping profile) are all of the same doping polarity (either N-type or P-type) and are of the opposite polarity from the channel (204) and pocket doping elements (206) and (207). Again, a field oxide (205) electrically isolates devices from each other.
6 In his paper entitled "25 nm CMOS Design Considerations" ( 1998 IEDM
Technical Digest, page 789), Yuan Taur states " . . . an optimized, vertically and laterally non-uniform doping profile, called the super-halo, is needed to control the short channel effect."
11 A similar statement has been made in the IEEE Spectrum magazine:
" . . . in the 100 to 130 nm lithography generation, an optimally tailored profile that is both vertically and laterally non-uniform (Super-Halo) is need to control [short channel effects]."
See Linda Geppert, "The 100-Million Transistor IC", IEEE SPECTRUM, pages 23-24 (www.spectrum.ieee.ora, ISSN 0018-9235, July 1999).
Furthermore, virtually all the prior art that discusses device design for channel lengths less than 200 nm states or implies that channel doping profiles that are highly non-uniform in both the lateral and vertical directions are required for adequate control of 21 drain-to-source leakage currents. For example, Hargrove in his paper "High-Performance sub 0.08um CMOS with Dual Gate Oxide and 9.7 ps Inverter Delay ( I 998 IEDM, page 627) states SUBSTITUTE SHEET (RULE 26) "In order to achieve optimal device performance . . . strong halos coupled with shallow junctions are required."
The prior art is virtually unanimous in its statement that laterally and vertically non-uniform doping profiles, in the form of laterally non-uniform channel dopants and shallow source/drain extensions, are required for adequate control of short channel 6 effects.
PocketJHalo Implants Laterally non-uniform channel doping profiles are almost exclusively introduced after the gate electrode has been defined and is in place. With the gate serving as an implant mask, dopants of the same type as those already in the substrate are introduced 11 into the channel regions adjacent to the gate electrode's edges via ion-implantation. As mentioned previously, these are often referred to as "pocket" or "halo"
implants. See Yuan Taur, "The Incredible Shrinking Transistor", IEEE SPECTRUM, page 28 (www.spectrum.ieee.or~, ISSN 0018-9235, July 1999).
While effective at reinforcing the electrostatic potential barrier between the source 16 and drain (and therefore reducing leakage currents), Halo/Pocket implants along with shallow source/drain extensions (the tailored source/drain doping profiles mentioned previously) add complexity to the manufacturing process. At least two additional lithography steps, as well as the associated cleans, implants, metrology, etc.
are required to implement these process steps. As lithography is one of the most (if not the most) 2t expensive process modules in the production process, this is a significant increase in manufacturing cost. Halo and Pocket implants as well as shallow source/drain extensions can also add parasitic capacitance and a random statistical variation to device electrical characteristics.
SUBSTITUTE SHEET (RULE 26) 1 Channel doping profiles r~or short channel Schottky MOS devices have received only very limited attention in the prior art. J. R. Tucker discusses simulations done on very short channel SBMOS devices and only mentions in passing that " . . . some doping of the semiconductor channel region will be required in order to suppress (leakage) currents . . . ".
See J. R. Tucker, C. Wang, J.W. Lyding, T. C. Shen, G. C. Abeln, "Nanometer Scale MOSFETs and STM Patterning on Si," SSDM 1994, pages 322-324; J. R. Tucker, C.
Wang, P.S. Carney, "Silicon Field-Effect Transistor Based on Quantum Tunneling,"
Applied Physics Letters, 1 Aug. 1994, Vol. 65, No. 5, pages 618-620. It is significant to 11 note that Tucker does not discuss in what manner one might go about introducing channel doping to suppress source-to-drain leakage currents.
Q.T. Zhao is the next author to explicitly address the issue of channel doping to control leakage currents. His approach (uniform doping of the substrate to quite high levels (10~'/cm3)) is well known to be non-optimal for short channel devices.
Although he is successful in reducing leakage currents, he does so at the expense of increased source/drain-to-substrate capacitance. See Q.T. Zhao, F. Klinkhammer, M.
Dolle, L.
Kappius, S. Mantl, "Nanometer patterning of epitaxial CoSi2/Si(100) for ultrashort channel Schottky barrier metal-oxide-semiconductor field effect transistors,"
APPLIED PHYSICS LETTERS, Vol. 74 No. 3, 18 January 1999, page 454.
21 W. Saitoh reports on a device built on SOI substrates but does not discuss substrate doping in this context. See W. Saitoh, S. Yamagami, A. Itoh, M. Asada, "35 nm metal gate SOI-P-MOSFETs with PtSi Schottky source/drain," Device Research Conference, June 28-30, 1999, Santa Barbara, CA, Paper ILA.6, page 30.
SUBSTITUTE SHEET (RULE 26) _7_ 1 C. Wang mentions the use of "a layer of fully-depleted dopants beneath the active region" and "preimplanting a thin subsurface layer of fully depleted dopants"
to control leakage currents, but does not describe the lateral uniformity or lack thereof of the doping profile, or how one might go about producing the "layer". See C. Wang, John P.
Snyder, J.
R. Tucker, "Sub-40 nm PtSi Schottky source/drain metal-oxide-semiconductor field-6 effect-transistors," APPLIED PHYSICS LETTERS, Vol. 74 No. 8, 22 Feb, 1999, pages 1174; C. Wang, John P. Snyder, J. R. Tucker, "Sub-50 nm PtSi Schottky source/drain P-MOSFETs," Annual Device Research Conference Digest 1998, pages 72-73.
SUBSTITUTE SHEET (RULE 26) _g_ Summary Given the literature on substrate doping profiles for conventional short channel MOS transistors and the scant work on channel doping profiles for short channel Schottky MOS devices, the proposed invention offers a novel and non-obvious approach with many advantages over the current state-of-the-art.
Accordingly, the objects of the present invention are (among others) to circumvent the deficiencies in the prior art and affect one or more of the following objectives:
Provide a system and method to permit MOSFETs to be fabricated with short channel lengths with less cost, higher performance and better tolerances than > > current fabrication technologies.
2. Reduce parasitic bipolar operation in integrated MOSFETs, thus reducing the potential for latchup and other anomalous behavior.
3. Provide for MOSFET devices that have in some circumstances a higher degree of radiation hardness.
16 While these objectives should not be understood to limit the teachings of the present invention, in general these objectives are achieved by the disclosed invention that is discussed in the following sections.
BRIEF SUMMARY OF THE INVENTION
Overview 21 Referencing FIG. 3, an exemplary embodiment of the present invention (300) consists simply of a conventional MOS gate stack (303) (gate electrode on silicon dioxide on a silicon substrate), metal source (301) and/or drain (302) electrodes, and channel SUBSTITUTE SHEET (RULE 26) dopants (304) that vary significantly in the vertical direction but not in the lateral direction. A field oxide (305) electrically isolates devices from each other.
The Schottky (or Schottky-like) barriers (307, 308) that exist along the interface of the corresponding metal source/drain (301, 302) and the silicon substrate (306) act as an inherent pocket or halo implant and does so without added parasitic capacitance. It also 6 eliminates the need for shallow source/drain extensions as the metal source/drain is by its nature shallow and highly conductive. Significant reductions in manufacturing complexity are therefore achieved by simultaneous elimination of the halo/pocket implants and the source/drain extensions. These are also major advantages over conventionally-architected-channel MOS devices.
I 1 Due to the atomically abrupt nature of the Schottky barrier and the very consistent and repeatable magnitude of this barrier, two sources of statistical variation which are endemic to conventional MOS devices are virtually eliminated. The random statistical nature of dopant introduction via ion-implantation in conventional devices produces significant variations in the position and magnitude of implanted dopants.
This is true for 16 both the halo/pocket and source/drain dopants. The result is a certain amount of random variation in device parameters such as channel length (L), drive current, and leakage current. These variations make circuit design more difficult and contribute to manufacturing cost via yield loss due to ICs that do not meet performance specifications.
The problem becomes more severe as channel lengths are reduced due to the smaller 21 effective volume of silicon per device, and therefore less averaging to smooth away statistical variations.
Because the metal source/drain (which replaces the conventional impurity doped source/drain) has a natural, very consistent and atomically abrupt Scotty barrier (307, 308) SUBSTITUTE SHEET (RULE 26) with the silicon substrate (306) v~hose position and magnitude are independent of channel length, and because this barrier essentially plays the role of the halo/pocket implant (making these implants unnecessary), statistical variations due to random placement of atoms during the source/drain and halo/pocket implants are essentially eliminated. This fact remains true and even becomes more true as the channel length is reduced.
6 Another benefit of the metal source/drain MOS architecture is the unconditional elimination of the parasitic bipolar gain. The parasitic bipolar gain is a direct result of using opposite doping types for the source/drain and substrate regions, and can result in latch-up and other deleterious effects. When the source/drain electrodes are constructed of metal, this parasitic gain is eliminated. This makes the metal source/drain architecture 11 ideal for (among other things) high-radiation environments.
General Advantages The present invention typically provides the following benefits as compared to the pnor art:
1. Reduction in manufacturing complexity. PocketlHalo implants and shallow 16 source/drain extensions are not needed.
2. Reduction in capacitance due to absence of pocket/halo implants.
3. Reduction in random/statistical variations of device electrical characteristics due to absence of pocket/halo implants and course/drain extensions, and the use of metal for the source and drain.
21 4. Unconditional elimination of the parasitic bipolar gain and associated latchup.
5. Increased radiation hardness as compared to conventional MOS structures.
The above list of advantages should not be interpreted as to limit the scope of the present invention. However, one skilled in the art v.~ill recogniz° a plethora of application SUBSTITUTE SHEET (RULE 26) opportunities for the present invention teachings given the above-mentioned list of general advantages that are potentially available.
BRIEF DESCRIPTION OF THE DRAWINGS
For a fuller understanding of the advantages provided by the invention, reference should be made to the following detailed description together with the accompanying 6 drawings wherein:
FIG. 1 illustrates a prior art long channel, impurity doped source/drain device;
FIG. 2 illustrates a prior art short channel, impurity doped source/drain device with pocket implants and source/drain extensions;
FIG. 3 illustrates an exemplary embodiment of the present invention as applied to a 11 short channel, metal source/drain device without pocket implants;
FIG. 4 illustrates an exemplary embodiment of the present invention process fabrication step using an implanted silicon substrate with approximately 200 A
screen oxide;
FIG. 5 illustrates an exemplary embodiment of the present invention process 16 fabrication step using a patterned in-situ doped silicon film on thin gate oxide;
FIG. 6 illustrates an exemplary embodiment of the present invention process fabrication step using a formation of thin oxide sidewalls, and exposure of silicon in the gate, source and drain areas;
FIG. 7 illustrates an exemplary embodiment of the present invention process 21 fabrication step using a metal deposition and solicidation anneal.
FIG. 8 illustrates an exemplary embodiment of the present invention process fabrication step using a removal of unreacted metal from the sidewalls;
SUBSTITUTE SHEET (RULE 26) FIG. 9 illustrates an exemplary embodiment of the present invention process fabrication resulting structure. In-situ phosphorous doped silicon, Erbium silicide and Indium channel implants are used for the N-type device for the gate electrode, source/drain electrodes and channel doping respectively. The P-type devices make use of in-situ Boron doped silicon, Platinum Silicide and Arsenic channel implants. The channel dopant 6 concentrations vary significantly in the vertical direction but not in the lateral direction.
Gate lengths are typically <100 nm, but may be longer;
FIG. 10 illustrates an exemplary general system process flowchart showing a method of producing superior MOSFET devices;
FIG. I I illustrates an exemplary detailed system process flowchart showing a 11 method of producing superior MOSFET devices.
DESCRIPTION OF THE PRESENTLY PREFERRED EXEMPLARY
EMBODIMENTS
Embodiments are Exemplary While this invention is susceptible of embodiment in many different forms, there is i6 shown in the drawings and will herein be described in detailed preferred embodiment of the invention with the understanding that the present disclosure is to be considered as an exemplification of the principles of the invention and is not intended to limit the broad aspect of the invention to the embodiment illustrated.
The numerous innovative teachings of the present application will be described 21 with particular reference to the presently preferred embodiments, wherein these innovative teachings are advantageously applied to the particular problems of a MOSFET
DEVICE
SYSTEM AND METHOD. However, it should be understood that these embodiments are only examples of the many advantageous uses of the innovative teachings herein. In SUBSTITUTE SHEET (RULE 26) general, statements made in the specification of the present application do not necessarily limit any of the various claimed inventions. Moreover, some statements may apply to some inventive features but not to others. In general, unless otherwise indicated, singular elements may be in the plural and visa versa with no loss of generality.
Definitions Throughout the discussion in this document the following definitions will be utilized:
System F3locks/Procedural Steps Not Limitive The present invention may be aptly described in terms of exemplary system block diagrams and procedural flowcharts. While these items are sufficient to instruct one of 1 ~ ordinary skill in the art the teachings of the present invention, they should not be strictly construed as limiting the scope of the present invention. One skilled in the art will be aware that system block diagrams may be combined and rearranged with no loss of generality, and procedural steps may be added or subtracted, and rearranged in order to achieve the same effect with no loss of teaching generality. Thus, it should be understood 16 that the present invention as depicted in the attached exemplary system block diagrams and procedural flowcharts is for teaching purposes only and may be reworked by one skilled in the art depending on the intended target application.
Predetermined Regions Throughout the following discussion the term 'predetermined region' will be.
21 defined to encompass the area centered at the heart of the active device (MOSFET). Thus, all the process steps mentioned in the context of a MOSFET will create a gate, source/drain, and/or channel doping profiles as well as other structures in an area proximal SUBSTITUTE SHEET (RULE 26) to the predetermined regions or heart of the active device. The present invention places no restrictions on what occurs outsi3e th;s context, far from the heart of the active device.
It should be noted that while the predetermined region will generally be spoken of in terms of a MOSFET device, this in no way limits the scope of the present invention.
One skilled in the art will recognize that any device capable of regulating the flow of 6 electrical current may be considered to have a predetermined region in proximity to its active current carrying region.
MOSFET Not Limitive The present invention is particularly suitable for use with MOSFET
semiconductor devices, but the use of the present teachings is not limited to this particular application.
t I Other semiconductor devices, whether integrated or not, may be applied to the present invention teachings. Thus, while this specification speaks in terms of 'MOSFET' devices, this term should be interpreted broadly to include any device for regulating the flow of electrical current having a conducting channel that has two or more points of electrical contact.
t6 Channel Length Not Limitive The present invention is particularly suitable for use in situations where short channel length MOSFETs are to be fabricated, especially in the range of channel lengths <100 nm. However, nothing in the teachings of the present invention limits application of the teachings of the present invention to these short channel length devices.
Advantageous 2t use of the teachings of the present invention may be had with channel lengths of any dimension.
Dopants Not Limitive SUBSTITUTE SHEET (RULE 26) -IS-Throughout the discussion herein there will be examples provided that utilize various dopant technologies in regards to MOSFET device fabrication. These dopants are only illustrative of a specific embodiment of the present invention and should not be interpreted to be Limitive of the scope of teachings within the current invention.
Note, however, that the present invention specifically anticipates the use of impurity atoms are selected from the group consisting of Arsenic, Phosphorous, Antimony, Boron, Indium, and/or Gallium as being within the scope of the teachings of the present mvenhon.
Device Type Not Limitive One skilled in the art will readily realize that the present invention is not limited in 11 scope to either N-type or P-type devices but may be used with either or both device types.
Source/Drain Not Limitive Throughout the discussion herein there will be examples provided that make reference to 'source' and 'drain' connections in regards to MOSFET device fabrication.
One skilled in the art will recognize that in any given MOSFET configuration the nomenclature surrounding these contacts may be swapped without loss of generality, so that the 'source' may be interchanged with the 'drain' contact with no loss in the scope of the present invention. Additionally, one skilled in the art will recognize that while many preferred embodiments of the present invention may be used to fabricate both source and drain connections, there is no requirement that this be the case in actual practice. One, 2~ both, or none of the source/drain connections on a given device in the context of an IC or the like may use the teachings of the present invention to advantage.
Thus, the terms 'source' and 'drain' should be interpreted to include the variants 'drain' and 'source' as well as 'source or drain' and 'source and drain'.
SUBSTITUTE SHEET (RULE 26) 1 Metals Not Limitive Throughout the discussion herein there will be examples provided that make reference to metals in regards to MOSFET device fabrication. The present invention does not recognize any limitations in regards to what types of metals may be used in affecting the teachings of the present invention. Thus, metals commonly used at the transistor level 6 such as titanium, cobalt and the like are specifically anticipated, as well as a plethora of more exotic metals and other alloys. Nothing in the disclosure limits the use of the invention with any particular metal or alloy. One skilled in the art will recognize that any conductive interconnecting material may be used with no loss of generality in implementing the teachings of the present invention.
11 Note, however, that the present invention specifically anticipates the use of source/drain electrodes formed from the group consisting of any of Platinum Silicide, Palladium Silicide, Iridium Silicide, and/or the rare-earth silicides as being within the scope of the teachings of the present invention.
Schottky Not Limitive 16 Throughout the discussion herein there will be examples provided that make reference to 'Schottky' barriers and like contacts in regards to IC
fabrication. The present invention does not recognize any limitations in regards to what types of Schottky interfaces may be used in affecting the teachings of the present invention. Thus, the present invention specifically anticipates these types of junctions to be created with any form of 2t conductive material.
Additionally, while traditional Schottky junctions are abrupt, the present invention specifically anticipates that in some circumstances an interfacial layer may be utilized between the silicon substrate and the actual Schottky barrier metal. Thus, the present SUBSTITUTE SHEET (RULE 26) invention specifically anticipates 'Schottky-like' junctions and their equivalents to be useful in implementing the present invention. Furthermore, the interfacial layer may comprise materials that have conductive, semi-conductive, and/or insulator-like properties.
Etching Technolo~y Not Limitive Throughout the discussion herein these will be examples provided that make 6 reference to a variety of etching technologies utilized to remove oxide and/or metal in the IC fabrication process. The present invention does not restrict the type of etching technology used to achieve the results illustrated in the typical process flows. These etching technologies are well known in the art.
Process/Method 11 One possible process flow for the fabrication of channel implanted, short channel (<100nm) metal source/drain MOS devices (400) is illustrated in FIGS. 4-9.
While this exemplary process flow is just exemplary of the broad teachings of the present invention, it will prove very instructive to one skilled in the art to teach the fundamental concepts of the present invention. This exemplary process flow may be described as follows:
I. Referencing FIG. 4, starting with a silicon substrate (402) that has means for electrically isolating transistors from one another, a thin screen oxide (401) is grown (approximately 200 A) to act as an implant mask. The appropriate channel dopant species (403) (for example Arsenic and Indium for P-type and N-type devices respectively) is then ion-implanted through the screen oxide to a pre-21 determined depth in the silicon (approximately 1000 A or so).
2. Referencing FIG. 5, the screen oxide is then removed in hydro-fluoric acid, and a thin gate oxide (501) (approximately 35 A) is grown. The gate oxide growth is immediately followed by an in-situ doped silicon film. The film is heavily doped SUBSTITUTE SHEET (RULE 26) WO 01!45157 PCT/US00/34082 1 with, for example, Phosp~orous for an N-type device and Boron for a P-type device. Using lithographic techniques and a silicon etch that is highly selective to oxide, the gate electrode (502) is patterned as shown in the process step (500) illustrated in FIG. 5.
3. A thin oxide (approximately 100 A) is then thermally grown on the top surface and 6 sidewalls of the silicon gate electrode. Referencing FIG. 6, an anisotropic etch is then used to remove the oxide layers on the horizontal surfaces (and thus expose the silicon (601)), while preserving them on the vertical surfaces. In this way, a sidewall oxide (602) is formed, and the dopants both in the gate electrode and in the channel region of the device are electrically activated as shown in the process 1 l step (600) illustrated in FIG. 6.
4. Referencing FIG. 7, the final step encompasses depositing an appropriate metal (for example, Platinum for the P-type device and Erbium for the N-type device) as a blanket film (approximately 400 A) on all exposed surfaces. The wafer is then annealed for a specified time at a specified temperature (for example, 400~C
for 45 minutes) so that, at all places where the metal is in direct contact with the silicon, a chemical reaction takes place that converts the metal to a metal silicide (701). The metal that was in direct contact with a non-silicon surface (702) is left unaffected as shown in the process step (700) illustrated in FIG. 7.
5. A wet chemical etch (aqua regia for Platinum, HNO~ for Erbium) is then used to 21 remove the unreacted metal while leaving the metal-silicide untouched. The channel implanted, short channel Schottku barrier MOS device is now complete and ready for electrical contacting to gate, source. and drain as shown in the process step (800) illustrated in FIG. ,~.
SUBSTITUTE SHEET (RULE 26) This process is only one possible way to achieve channel implanted, metal source/drain Schottky MOS devices. One skilled. in the art will recognize that many other variants and alternatives exist.
Device/System FIG. 9 shows a preferred exemplary embodiment of the invention, as exemplified 6 by two final complementary MOSFET structures (900). This embodiment consists of N-channel devices fabricated with Erbium Silicide (904) for the source/drain regions, and a P-channel device fabricated with Platinum Silicide (905).
Vertically varying, laterally non-varying Indium (902) and Arsenic (903) layers are used as the channel dopants for the N-channel and P-channel devices respectively. These 1 ~ dopant atoms are used due to their relatively low rates of diffusion through the silicon lattice (compared to Phosphorous and Boron, the other two possible candidates for channel dopants). This allows for greater thermal budget during fabrication of the device, and therefore less statistical variation in the characteristics of the finished product.
The gate electrodes are fabricated from in-situ Phosphorous and Boron doped 16 polysilicon films for the N-type (906) and P-type (907) devices respectively. In this instance, Phosphorous and Boron are used due to their large solid-solubilities (compared to Arsenic and Indium). The electrodes are doped via the use of an in-situ method, wherein the impurity atoms are deposited at the same time the silicon atoms are. Such a method can achieve very large doping concentrations (approximately 102~/cm') and a uniform 21 distribution throughout the thickness of the film. Another option for doping the silicon gate is ion-implantation. This method suffers from several practical problems including charging damage to the thin gate oxide, and the need to redistribute the highly non-uniform as-implanted gate dopants to achieve high doping levels at the gate oxide interface.
SUBSTITUTE SHEET (RULE 2G) The gate electrodes (906) and (907) are less than 100 nm in width (corresponding to the channel length L), as it is in this regime that the advantages of the Schottky barrier architecture over the conventional architecture become apparent. These include simplified processing due to the absence of need for pocket implants, and the resulting reduction in yield loss, capacitance and statistical variations in finished products.
Devices are separated from each other by a thermally grown oxide (called a Field Oxide) (901) that works in conjunction with the channel dopants to electrically isolate the devices from each other.
While the above description contains many specifics, these should not be construed as limitations on the scope of the invention, but rather as an exemplification of one 11 preferred embodiment thereof. One skilled in the art will realize that many other variations are possible. For example, there are many possible candidates for the source/drain metal. It may also be advantageous to insert a thin oxide layer between the metal and the silicon substrate. The silicon substrate itself may be replaced by any number of other semiconductors. Additionally, boundaries between layers or elements can always be graded or interposed with other materials or interface agents to improve performance.
Generalized Process/System Fabrication From the foregoing discussion, the process and system embodied in the present invention may be further generalized as illustrated in the flowcharts shown in FIGs. 10-1 1.
Generalized Process/System 2 ~ Referencing FIG. 10, an exemplary generalized MOSFET device process fabrication flow (1000) starts with a semiconductor substrate having means for electrically isolating transistors (1000). On this substrate, channel dopants are introduced in such a way that the dopant concentration varies significantly in the vertical but not the lateral SUBSTITUTE SHEET (RULE 26) direction (1002). Once this is complete, a gate electrode is formed (1003) on the silicon substrate. Finally, source and/or drain electrodes are formed, at least one of which incorporates a Schottky or Schottky-like contact to the semiconductor substrate (1004).
Detailed Process/Svstem Referencing FIG. 1 1, an exemplary detailed MOSFET device process fabrication 6 flow (1100) starts with a semiconductor substrate having means for electrically isolating transistors (1101). On this substrate, channel dopants are introduced in such a way that the dopant concentration varies significantly in the vertical but not the lateral direction (1102).
Once this is complete, a gate electrode insulator is formed by growing a thin gate insulating layer and depositing a conducting film (1103) on the silicon substrate.
At this point a series of pattern and etching steps are performed to form a gate electrode (1104). Then one or more thin insulating layers are formed on one or more sidewalls of the gate electrode to selectively expose the semiconductor substrate on the active areas of the device except for the sidewalk (1105). A thin film of metal is deposited on all surfaces of the device (1106), and the device is thermally annealed to form a metal-6 semiconductor alloy on the exposed semiconductor surfaces (1107). Finally, unreacted metal is removed from the device while leaving the metal-semiconductor alloy untouched to form local interconnect for the formed device (1108).
Summary In substance, the present invention may be summarized by noting that the basic structure is one in which the substrate between the source and drain is uniformly doped in the lateral direction, non-uniformly doped in the vertical direction, and that the source and/or drain electrodes form Schottky or Schottky-like contacts with the substrate.
CONCLUSION
SUBSTITUTE SHEET (RULE 26) -2?-A short channel length, l:~terally uniform doped channel, metal source and drain MOS device structure and metuod for manufacture has been disclosed. The present invention provides for many advantages over the prior art including lower manufacturing costs, superior device characteristics, and tighter control of device parameters. These advantages are achieved primarily through the introduction of a channel doping profile that is both laterally uniform and vertically non-uniform, in conjunction with metal source/drain regions, thus eliminating the need for halo/pocket implants and shallow source/drain extensions. The parasitic bipolar gain is unconditionally eliminated as well.
These features of the invention make it ideal for many applications, including but not limited to high frequency and/or high radiation environments.
SUBSTITUTE SHEET (RULE 26)
FIELD OF THE INVENTION
The present invention relates generally to field of metal oxide semiconductor field effect transistors (MOSFETs), and has specific application to the fabrication of these devices in the context of an integrated circuit (IC).
Since the invention of the transistor in the late 1940s, tremendous advances have been made in the field of microelectronics. Current technology allows for the cost-effective fabrication of integrated circuits (ICs) with over 100 million components - all on a piece of silicon roughly lOmm on a side. The one billion transistor IC will be commercially available within a few years. The desire for greater functionality and performance at less cost per IC drives several trends.
First, functionality drives IC transistor counts up. Second, the transistors themselves are being reduced in size so as to achieve greater packing density and, very importantly, to improve their performance. As far as performance is concerned, the key 16 parameter for Metal-Oxide-Semiconductor-Field-Effect-Transistors (MOSFETs, the dominant transistor technology of the day) is the channel length. The channel length (L) is the distance that charge carriers must travel to pass through the device, and a reduction in this length simultaneously implies higher current drives, reduced parasitic resistances and capacitances and improved high-frequency performance. A common figure-of-merit 2~ is the power-delay product, and this generalized measure of transistor performance improves as the cube of the inverse of the channel length (1/L~). This explains the tremendous incentive that IC manufacturers have to reduce the channel length as much as manufacturing capabilities will allow.
SUBSTITUTE SHEET (RULE 26) For digital applications, MOS transistors behave like switches. When 'on', they drive relatively large amounts of current, and when turned 'off' they are characterized by a certain amount of leakage current. As channel lengths are reduced, drive currents increase, which is beneficial for circuit performance as stated above.
However, leakage currents increase as well. Leaky transistors contribute to quiescent power dissipation (the power dissipated by an IC when idle) and in extreme cases can affect the transfer of binary information during active operation. Device designers therefore have good reason to keep leakage currents low as channel lengths are reduced.
MOS transistor leakage currents are traditionally controlled by introducing controlled amounts of impurities (dopants) into the channel region of the device, and by 11 tailoring the source/drain lateral and vertical doping distributions.
Although these approaches are effective in shoring up the potential barrier internal to the MOS transistor and therefore reducing the leakage current, they can also contribute to degraded drive current and increased parasitic capacitance - the very items that channel length reduction is meant to improve. Furthermore, depending on exactly how in the manufacturing 16 process the channel and tailored source/drain dopants are introduced, the manufacturing cost can be affected significantly. Given traditional MOS transistor design and architecture, there are only limited solutions to the trade-off between drive current, leakage current, parasitic capacitance and resistance, and manufacturing complexity/cost.
The present invention offers a new relationship between these competing 21 requirements, and makes possible MOS devices with characteristics that are not achievable with traditional (impurity doped) MOS architectures. The use of metal for the source and drain and a simple, uniformly implanted channel dopant p ~ofile provides for improvements to device characteristics in terms of reduced parasitic capa;;itance, reduced statistical SUBSTITUTE SHEET (RULE 26) variations in these characteristics (especially as the channel length is decreased) and reduced manufacturing cost and complexity.
DESCRIPTION OF THE PRIOR ART
Doping Profiles Previous generations of MOS transistors have relied on laterally uniform, and 6 vertically non-uniform channel doping profiles to control drain-to-source leakage currents.
See Yuan Taur, "The Incredible Shrinking Transistor", IEEE SPECTRUM, pages 25-29 (www.spectrum.ieee.org, ISSN 0018-9235, July 1999). FIG. 1 illustrates an exemplary long-channel conventional MOS device (100) that comprises an impurity doped source (101), an impurity doped drain (102), a conventional MOS type gate stack (103), and a I 1 laterally uniform channel doping profile (104) in the substrate to assist in the control of source-to-drain leakage currents. Devices are electrically isolated from each other via a field oxide (105). Such channel dopant profiles are common in devices with channel lengths down to approximately 200 nanometers (nm).
However, as device channel lengths have been reduced ito the 100 nm regime the literature teaches that channel doping profiles that are non-uniform in both the lateral and vertical directions are required. Referencing FIG. 2, the exemplary short-channel MOS device (200) has some elements similar to the long-channel MOS
device (100). The structure comprises a conventional impurity doped source (201) and drain (202) as well as a conventional MOS gate stack (203) (width < ~-100 nm, corresponding to 21 the channel length L). The structure further comprises shallow, impurity doped extensions for the source (208) and drain (209) electrodes which are used in conjunction with drain (206) and source (207) pocket doping as well as conventional channel doping (204) to control source to drain leakage currents. Source and drain electrodes (201) and (202) and SUBSTITUTE SHEET (RULE 26) their respective extensions (208) and (209) (the combination of all four of which comprise the tailored source/drain doping profile) are all of the same doping polarity (either N-type or P-type) and are of the opposite polarity from the channel (204) and pocket doping elements (206) and (207). Again, a field oxide (205) electrically isolates devices from each other.
6 In his paper entitled "25 nm CMOS Design Considerations" ( 1998 IEDM
Technical Digest, page 789), Yuan Taur states " . . . an optimized, vertically and laterally non-uniform doping profile, called the super-halo, is needed to control the short channel effect."
11 A similar statement has been made in the IEEE Spectrum magazine:
" . . . in the 100 to 130 nm lithography generation, an optimally tailored profile that is both vertically and laterally non-uniform (Super-Halo) is need to control [short channel effects]."
See Linda Geppert, "The 100-Million Transistor IC", IEEE SPECTRUM, pages 23-24 (www.spectrum.ieee.ora, ISSN 0018-9235, July 1999).
Furthermore, virtually all the prior art that discusses device design for channel lengths less than 200 nm states or implies that channel doping profiles that are highly non-uniform in both the lateral and vertical directions are required for adequate control of 21 drain-to-source leakage currents. For example, Hargrove in his paper "High-Performance sub 0.08um CMOS with Dual Gate Oxide and 9.7 ps Inverter Delay ( I 998 IEDM, page 627) states SUBSTITUTE SHEET (RULE 26) "In order to achieve optimal device performance . . . strong halos coupled with shallow junctions are required."
The prior art is virtually unanimous in its statement that laterally and vertically non-uniform doping profiles, in the form of laterally non-uniform channel dopants and shallow source/drain extensions, are required for adequate control of short channel 6 effects.
PocketJHalo Implants Laterally non-uniform channel doping profiles are almost exclusively introduced after the gate electrode has been defined and is in place. With the gate serving as an implant mask, dopants of the same type as those already in the substrate are introduced 11 into the channel regions adjacent to the gate electrode's edges via ion-implantation. As mentioned previously, these are often referred to as "pocket" or "halo"
implants. See Yuan Taur, "The Incredible Shrinking Transistor", IEEE SPECTRUM, page 28 (www.spectrum.ieee.or~, ISSN 0018-9235, July 1999).
While effective at reinforcing the electrostatic potential barrier between the source 16 and drain (and therefore reducing leakage currents), Halo/Pocket implants along with shallow source/drain extensions (the tailored source/drain doping profiles mentioned previously) add complexity to the manufacturing process. At least two additional lithography steps, as well as the associated cleans, implants, metrology, etc.
are required to implement these process steps. As lithography is one of the most (if not the most) 2t expensive process modules in the production process, this is a significant increase in manufacturing cost. Halo and Pocket implants as well as shallow source/drain extensions can also add parasitic capacitance and a random statistical variation to device electrical characteristics.
SUBSTITUTE SHEET (RULE 26) 1 Channel doping profiles r~or short channel Schottky MOS devices have received only very limited attention in the prior art. J. R. Tucker discusses simulations done on very short channel SBMOS devices and only mentions in passing that " . . . some doping of the semiconductor channel region will be required in order to suppress (leakage) currents . . . ".
See J. R. Tucker, C. Wang, J.W. Lyding, T. C. Shen, G. C. Abeln, "Nanometer Scale MOSFETs and STM Patterning on Si," SSDM 1994, pages 322-324; J. R. Tucker, C.
Wang, P.S. Carney, "Silicon Field-Effect Transistor Based on Quantum Tunneling,"
Applied Physics Letters, 1 Aug. 1994, Vol. 65, No. 5, pages 618-620. It is significant to 11 note that Tucker does not discuss in what manner one might go about introducing channel doping to suppress source-to-drain leakage currents.
Q.T. Zhao is the next author to explicitly address the issue of channel doping to control leakage currents. His approach (uniform doping of the substrate to quite high levels (10~'/cm3)) is well known to be non-optimal for short channel devices.
Although he is successful in reducing leakage currents, he does so at the expense of increased source/drain-to-substrate capacitance. See Q.T. Zhao, F. Klinkhammer, M.
Dolle, L.
Kappius, S. Mantl, "Nanometer patterning of epitaxial CoSi2/Si(100) for ultrashort channel Schottky barrier metal-oxide-semiconductor field effect transistors,"
APPLIED PHYSICS LETTERS, Vol. 74 No. 3, 18 January 1999, page 454.
21 W. Saitoh reports on a device built on SOI substrates but does not discuss substrate doping in this context. See W. Saitoh, S. Yamagami, A. Itoh, M. Asada, "35 nm metal gate SOI-P-MOSFETs with PtSi Schottky source/drain," Device Research Conference, June 28-30, 1999, Santa Barbara, CA, Paper ILA.6, page 30.
SUBSTITUTE SHEET (RULE 26) _7_ 1 C. Wang mentions the use of "a layer of fully-depleted dopants beneath the active region" and "preimplanting a thin subsurface layer of fully depleted dopants"
to control leakage currents, but does not describe the lateral uniformity or lack thereof of the doping profile, or how one might go about producing the "layer". See C. Wang, John P.
Snyder, J.
R. Tucker, "Sub-40 nm PtSi Schottky source/drain metal-oxide-semiconductor field-6 effect-transistors," APPLIED PHYSICS LETTERS, Vol. 74 No. 8, 22 Feb, 1999, pages 1174; C. Wang, John P. Snyder, J. R. Tucker, "Sub-50 nm PtSi Schottky source/drain P-MOSFETs," Annual Device Research Conference Digest 1998, pages 72-73.
SUBSTITUTE SHEET (RULE 26) _g_ Summary Given the literature on substrate doping profiles for conventional short channel MOS transistors and the scant work on channel doping profiles for short channel Schottky MOS devices, the proposed invention offers a novel and non-obvious approach with many advantages over the current state-of-the-art.
Accordingly, the objects of the present invention are (among others) to circumvent the deficiencies in the prior art and affect one or more of the following objectives:
Provide a system and method to permit MOSFETs to be fabricated with short channel lengths with less cost, higher performance and better tolerances than > > current fabrication technologies.
2. Reduce parasitic bipolar operation in integrated MOSFETs, thus reducing the potential for latchup and other anomalous behavior.
3. Provide for MOSFET devices that have in some circumstances a higher degree of radiation hardness.
16 While these objectives should not be understood to limit the teachings of the present invention, in general these objectives are achieved by the disclosed invention that is discussed in the following sections.
BRIEF SUMMARY OF THE INVENTION
Overview 21 Referencing FIG. 3, an exemplary embodiment of the present invention (300) consists simply of a conventional MOS gate stack (303) (gate electrode on silicon dioxide on a silicon substrate), metal source (301) and/or drain (302) electrodes, and channel SUBSTITUTE SHEET (RULE 26) dopants (304) that vary significantly in the vertical direction but not in the lateral direction. A field oxide (305) electrically isolates devices from each other.
The Schottky (or Schottky-like) barriers (307, 308) that exist along the interface of the corresponding metal source/drain (301, 302) and the silicon substrate (306) act as an inherent pocket or halo implant and does so without added parasitic capacitance. It also 6 eliminates the need for shallow source/drain extensions as the metal source/drain is by its nature shallow and highly conductive. Significant reductions in manufacturing complexity are therefore achieved by simultaneous elimination of the halo/pocket implants and the source/drain extensions. These are also major advantages over conventionally-architected-channel MOS devices.
I 1 Due to the atomically abrupt nature of the Schottky barrier and the very consistent and repeatable magnitude of this barrier, two sources of statistical variation which are endemic to conventional MOS devices are virtually eliminated. The random statistical nature of dopant introduction via ion-implantation in conventional devices produces significant variations in the position and magnitude of implanted dopants.
This is true for 16 both the halo/pocket and source/drain dopants. The result is a certain amount of random variation in device parameters such as channel length (L), drive current, and leakage current. These variations make circuit design more difficult and contribute to manufacturing cost via yield loss due to ICs that do not meet performance specifications.
The problem becomes more severe as channel lengths are reduced due to the smaller 21 effective volume of silicon per device, and therefore less averaging to smooth away statistical variations.
Because the metal source/drain (which replaces the conventional impurity doped source/drain) has a natural, very consistent and atomically abrupt Scotty barrier (307, 308) SUBSTITUTE SHEET (RULE 26) with the silicon substrate (306) v~hose position and magnitude are independent of channel length, and because this barrier essentially plays the role of the halo/pocket implant (making these implants unnecessary), statistical variations due to random placement of atoms during the source/drain and halo/pocket implants are essentially eliminated. This fact remains true and even becomes more true as the channel length is reduced.
6 Another benefit of the metal source/drain MOS architecture is the unconditional elimination of the parasitic bipolar gain. The parasitic bipolar gain is a direct result of using opposite doping types for the source/drain and substrate regions, and can result in latch-up and other deleterious effects. When the source/drain electrodes are constructed of metal, this parasitic gain is eliminated. This makes the metal source/drain architecture 11 ideal for (among other things) high-radiation environments.
General Advantages The present invention typically provides the following benefits as compared to the pnor art:
1. Reduction in manufacturing complexity. PocketlHalo implants and shallow 16 source/drain extensions are not needed.
2. Reduction in capacitance due to absence of pocket/halo implants.
3. Reduction in random/statistical variations of device electrical characteristics due to absence of pocket/halo implants and course/drain extensions, and the use of metal for the source and drain.
21 4. Unconditional elimination of the parasitic bipolar gain and associated latchup.
5. Increased radiation hardness as compared to conventional MOS structures.
The above list of advantages should not be interpreted as to limit the scope of the present invention. However, one skilled in the art v.~ill recogniz° a plethora of application SUBSTITUTE SHEET (RULE 26) opportunities for the present invention teachings given the above-mentioned list of general advantages that are potentially available.
BRIEF DESCRIPTION OF THE DRAWINGS
For a fuller understanding of the advantages provided by the invention, reference should be made to the following detailed description together with the accompanying 6 drawings wherein:
FIG. 1 illustrates a prior art long channel, impurity doped source/drain device;
FIG. 2 illustrates a prior art short channel, impurity doped source/drain device with pocket implants and source/drain extensions;
FIG. 3 illustrates an exemplary embodiment of the present invention as applied to a 11 short channel, metal source/drain device without pocket implants;
FIG. 4 illustrates an exemplary embodiment of the present invention process fabrication step using an implanted silicon substrate with approximately 200 A
screen oxide;
FIG. 5 illustrates an exemplary embodiment of the present invention process 16 fabrication step using a patterned in-situ doped silicon film on thin gate oxide;
FIG. 6 illustrates an exemplary embodiment of the present invention process fabrication step using a formation of thin oxide sidewalls, and exposure of silicon in the gate, source and drain areas;
FIG. 7 illustrates an exemplary embodiment of the present invention process 21 fabrication step using a metal deposition and solicidation anneal.
FIG. 8 illustrates an exemplary embodiment of the present invention process fabrication step using a removal of unreacted metal from the sidewalls;
SUBSTITUTE SHEET (RULE 26) FIG. 9 illustrates an exemplary embodiment of the present invention process fabrication resulting structure. In-situ phosphorous doped silicon, Erbium silicide and Indium channel implants are used for the N-type device for the gate electrode, source/drain electrodes and channel doping respectively. The P-type devices make use of in-situ Boron doped silicon, Platinum Silicide and Arsenic channel implants. The channel dopant 6 concentrations vary significantly in the vertical direction but not in the lateral direction.
Gate lengths are typically <100 nm, but may be longer;
FIG. 10 illustrates an exemplary general system process flowchart showing a method of producing superior MOSFET devices;
FIG. I I illustrates an exemplary detailed system process flowchart showing a 11 method of producing superior MOSFET devices.
DESCRIPTION OF THE PRESENTLY PREFERRED EXEMPLARY
EMBODIMENTS
Embodiments are Exemplary While this invention is susceptible of embodiment in many different forms, there is i6 shown in the drawings and will herein be described in detailed preferred embodiment of the invention with the understanding that the present disclosure is to be considered as an exemplification of the principles of the invention and is not intended to limit the broad aspect of the invention to the embodiment illustrated.
The numerous innovative teachings of the present application will be described 21 with particular reference to the presently preferred embodiments, wherein these innovative teachings are advantageously applied to the particular problems of a MOSFET
DEVICE
SYSTEM AND METHOD. However, it should be understood that these embodiments are only examples of the many advantageous uses of the innovative teachings herein. In SUBSTITUTE SHEET (RULE 26) general, statements made in the specification of the present application do not necessarily limit any of the various claimed inventions. Moreover, some statements may apply to some inventive features but not to others. In general, unless otherwise indicated, singular elements may be in the plural and visa versa with no loss of generality.
Definitions Throughout the discussion in this document the following definitions will be utilized:
System F3locks/Procedural Steps Not Limitive The present invention may be aptly described in terms of exemplary system block diagrams and procedural flowcharts. While these items are sufficient to instruct one of 1 ~ ordinary skill in the art the teachings of the present invention, they should not be strictly construed as limiting the scope of the present invention. One skilled in the art will be aware that system block diagrams may be combined and rearranged with no loss of generality, and procedural steps may be added or subtracted, and rearranged in order to achieve the same effect with no loss of teaching generality. Thus, it should be understood 16 that the present invention as depicted in the attached exemplary system block diagrams and procedural flowcharts is for teaching purposes only and may be reworked by one skilled in the art depending on the intended target application.
Predetermined Regions Throughout the following discussion the term 'predetermined region' will be.
21 defined to encompass the area centered at the heart of the active device (MOSFET). Thus, all the process steps mentioned in the context of a MOSFET will create a gate, source/drain, and/or channel doping profiles as well as other structures in an area proximal SUBSTITUTE SHEET (RULE 26) to the predetermined regions or heart of the active device. The present invention places no restrictions on what occurs outsi3e th;s context, far from the heart of the active device.
It should be noted that while the predetermined region will generally be spoken of in terms of a MOSFET device, this in no way limits the scope of the present invention.
One skilled in the art will recognize that any device capable of regulating the flow of 6 electrical current may be considered to have a predetermined region in proximity to its active current carrying region.
MOSFET Not Limitive The present invention is particularly suitable for use with MOSFET
semiconductor devices, but the use of the present teachings is not limited to this particular application.
t I Other semiconductor devices, whether integrated or not, may be applied to the present invention teachings. Thus, while this specification speaks in terms of 'MOSFET' devices, this term should be interpreted broadly to include any device for regulating the flow of electrical current having a conducting channel that has two or more points of electrical contact.
t6 Channel Length Not Limitive The present invention is particularly suitable for use in situations where short channel length MOSFETs are to be fabricated, especially in the range of channel lengths <100 nm. However, nothing in the teachings of the present invention limits application of the teachings of the present invention to these short channel length devices.
Advantageous 2t use of the teachings of the present invention may be had with channel lengths of any dimension.
Dopants Not Limitive SUBSTITUTE SHEET (RULE 26) -IS-Throughout the discussion herein there will be examples provided that utilize various dopant technologies in regards to MOSFET device fabrication. These dopants are only illustrative of a specific embodiment of the present invention and should not be interpreted to be Limitive of the scope of teachings within the current invention.
Note, however, that the present invention specifically anticipates the use of impurity atoms are selected from the group consisting of Arsenic, Phosphorous, Antimony, Boron, Indium, and/or Gallium as being within the scope of the teachings of the present mvenhon.
Device Type Not Limitive One skilled in the art will readily realize that the present invention is not limited in 11 scope to either N-type or P-type devices but may be used with either or both device types.
Source/Drain Not Limitive Throughout the discussion herein there will be examples provided that make reference to 'source' and 'drain' connections in regards to MOSFET device fabrication.
One skilled in the art will recognize that in any given MOSFET configuration the nomenclature surrounding these contacts may be swapped without loss of generality, so that the 'source' may be interchanged with the 'drain' contact with no loss in the scope of the present invention. Additionally, one skilled in the art will recognize that while many preferred embodiments of the present invention may be used to fabricate both source and drain connections, there is no requirement that this be the case in actual practice. One, 2~ both, or none of the source/drain connections on a given device in the context of an IC or the like may use the teachings of the present invention to advantage.
Thus, the terms 'source' and 'drain' should be interpreted to include the variants 'drain' and 'source' as well as 'source or drain' and 'source and drain'.
SUBSTITUTE SHEET (RULE 26) 1 Metals Not Limitive Throughout the discussion herein there will be examples provided that make reference to metals in regards to MOSFET device fabrication. The present invention does not recognize any limitations in regards to what types of metals may be used in affecting the teachings of the present invention. Thus, metals commonly used at the transistor level 6 such as titanium, cobalt and the like are specifically anticipated, as well as a plethora of more exotic metals and other alloys. Nothing in the disclosure limits the use of the invention with any particular metal or alloy. One skilled in the art will recognize that any conductive interconnecting material may be used with no loss of generality in implementing the teachings of the present invention.
11 Note, however, that the present invention specifically anticipates the use of source/drain electrodes formed from the group consisting of any of Platinum Silicide, Palladium Silicide, Iridium Silicide, and/or the rare-earth silicides as being within the scope of the teachings of the present invention.
Schottky Not Limitive 16 Throughout the discussion herein there will be examples provided that make reference to 'Schottky' barriers and like contacts in regards to IC
fabrication. The present invention does not recognize any limitations in regards to what types of Schottky interfaces may be used in affecting the teachings of the present invention. Thus, the present invention specifically anticipates these types of junctions to be created with any form of 2t conductive material.
Additionally, while traditional Schottky junctions are abrupt, the present invention specifically anticipates that in some circumstances an interfacial layer may be utilized between the silicon substrate and the actual Schottky barrier metal. Thus, the present SUBSTITUTE SHEET (RULE 26) invention specifically anticipates 'Schottky-like' junctions and their equivalents to be useful in implementing the present invention. Furthermore, the interfacial layer may comprise materials that have conductive, semi-conductive, and/or insulator-like properties.
Etching Technolo~y Not Limitive Throughout the discussion herein these will be examples provided that make 6 reference to a variety of etching technologies utilized to remove oxide and/or metal in the IC fabrication process. The present invention does not restrict the type of etching technology used to achieve the results illustrated in the typical process flows. These etching technologies are well known in the art.
Process/Method 11 One possible process flow for the fabrication of channel implanted, short channel (<100nm) metal source/drain MOS devices (400) is illustrated in FIGS. 4-9.
While this exemplary process flow is just exemplary of the broad teachings of the present invention, it will prove very instructive to one skilled in the art to teach the fundamental concepts of the present invention. This exemplary process flow may be described as follows:
I. Referencing FIG. 4, starting with a silicon substrate (402) that has means for electrically isolating transistors from one another, a thin screen oxide (401) is grown (approximately 200 A) to act as an implant mask. The appropriate channel dopant species (403) (for example Arsenic and Indium for P-type and N-type devices respectively) is then ion-implanted through the screen oxide to a pre-21 determined depth in the silicon (approximately 1000 A or so).
2. Referencing FIG. 5, the screen oxide is then removed in hydro-fluoric acid, and a thin gate oxide (501) (approximately 35 A) is grown. The gate oxide growth is immediately followed by an in-situ doped silicon film. The film is heavily doped SUBSTITUTE SHEET (RULE 26) WO 01!45157 PCT/US00/34082 1 with, for example, Phosp~orous for an N-type device and Boron for a P-type device. Using lithographic techniques and a silicon etch that is highly selective to oxide, the gate electrode (502) is patterned as shown in the process step (500) illustrated in FIG. 5.
3. A thin oxide (approximately 100 A) is then thermally grown on the top surface and 6 sidewalls of the silicon gate electrode. Referencing FIG. 6, an anisotropic etch is then used to remove the oxide layers on the horizontal surfaces (and thus expose the silicon (601)), while preserving them on the vertical surfaces. In this way, a sidewall oxide (602) is formed, and the dopants both in the gate electrode and in the channel region of the device are electrically activated as shown in the process 1 l step (600) illustrated in FIG. 6.
4. Referencing FIG. 7, the final step encompasses depositing an appropriate metal (for example, Platinum for the P-type device and Erbium for the N-type device) as a blanket film (approximately 400 A) on all exposed surfaces. The wafer is then annealed for a specified time at a specified temperature (for example, 400~C
for 45 minutes) so that, at all places where the metal is in direct contact with the silicon, a chemical reaction takes place that converts the metal to a metal silicide (701). The metal that was in direct contact with a non-silicon surface (702) is left unaffected as shown in the process step (700) illustrated in FIG. 7.
5. A wet chemical etch (aqua regia for Platinum, HNO~ for Erbium) is then used to 21 remove the unreacted metal while leaving the metal-silicide untouched. The channel implanted, short channel Schottku barrier MOS device is now complete and ready for electrical contacting to gate, source. and drain as shown in the process step (800) illustrated in FIG. ,~.
SUBSTITUTE SHEET (RULE 26) This process is only one possible way to achieve channel implanted, metal source/drain Schottky MOS devices. One skilled. in the art will recognize that many other variants and alternatives exist.
Device/System FIG. 9 shows a preferred exemplary embodiment of the invention, as exemplified 6 by two final complementary MOSFET structures (900). This embodiment consists of N-channel devices fabricated with Erbium Silicide (904) for the source/drain regions, and a P-channel device fabricated with Platinum Silicide (905).
Vertically varying, laterally non-varying Indium (902) and Arsenic (903) layers are used as the channel dopants for the N-channel and P-channel devices respectively. These 1 ~ dopant atoms are used due to their relatively low rates of diffusion through the silicon lattice (compared to Phosphorous and Boron, the other two possible candidates for channel dopants). This allows for greater thermal budget during fabrication of the device, and therefore less statistical variation in the characteristics of the finished product.
The gate electrodes are fabricated from in-situ Phosphorous and Boron doped 16 polysilicon films for the N-type (906) and P-type (907) devices respectively. In this instance, Phosphorous and Boron are used due to their large solid-solubilities (compared to Arsenic and Indium). The electrodes are doped via the use of an in-situ method, wherein the impurity atoms are deposited at the same time the silicon atoms are. Such a method can achieve very large doping concentrations (approximately 102~/cm') and a uniform 21 distribution throughout the thickness of the film. Another option for doping the silicon gate is ion-implantation. This method suffers from several practical problems including charging damage to the thin gate oxide, and the need to redistribute the highly non-uniform as-implanted gate dopants to achieve high doping levels at the gate oxide interface.
SUBSTITUTE SHEET (RULE 2G) The gate electrodes (906) and (907) are less than 100 nm in width (corresponding to the channel length L), as it is in this regime that the advantages of the Schottky barrier architecture over the conventional architecture become apparent. These include simplified processing due to the absence of need for pocket implants, and the resulting reduction in yield loss, capacitance and statistical variations in finished products.
Devices are separated from each other by a thermally grown oxide (called a Field Oxide) (901) that works in conjunction with the channel dopants to electrically isolate the devices from each other.
While the above description contains many specifics, these should not be construed as limitations on the scope of the invention, but rather as an exemplification of one 11 preferred embodiment thereof. One skilled in the art will realize that many other variations are possible. For example, there are many possible candidates for the source/drain metal. It may also be advantageous to insert a thin oxide layer between the metal and the silicon substrate. The silicon substrate itself may be replaced by any number of other semiconductors. Additionally, boundaries between layers or elements can always be graded or interposed with other materials or interface agents to improve performance.
Generalized Process/System Fabrication From the foregoing discussion, the process and system embodied in the present invention may be further generalized as illustrated in the flowcharts shown in FIGs. 10-1 1.
Generalized Process/System 2 ~ Referencing FIG. 10, an exemplary generalized MOSFET device process fabrication flow (1000) starts with a semiconductor substrate having means for electrically isolating transistors (1000). On this substrate, channel dopants are introduced in such a way that the dopant concentration varies significantly in the vertical but not the lateral SUBSTITUTE SHEET (RULE 26) direction (1002). Once this is complete, a gate electrode is formed (1003) on the silicon substrate. Finally, source and/or drain electrodes are formed, at least one of which incorporates a Schottky or Schottky-like contact to the semiconductor substrate (1004).
Detailed Process/Svstem Referencing FIG. 1 1, an exemplary detailed MOSFET device process fabrication 6 flow (1100) starts with a semiconductor substrate having means for electrically isolating transistors (1101). On this substrate, channel dopants are introduced in such a way that the dopant concentration varies significantly in the vertical but not the lateral direction (1102).
Once this is complete, a gate electrode insulator is formed by growing a thin gate insulating layer and depositing a conducting film (1103) on the silicon substrate.
At this point a series of pattern and etching steps are performed to form a gate electrode (1104). Then one or more thin insulating layers are formed on one or more sidewalls of the gate electrode to selectively expose the semiconductor substrate on the active areas of the device except for the sidewalk (1105). A thin film of metal is deposited on all surfaces of the device (1106), and the device is thermally annealed to form a metal-6 semiconductor alloy on the exposed semiconductor surfaces (1107). Finally, unreacted metal is removed from the device while leaving the metal-semiconductor alloy untouched to form local interconnect for the formed device (1108).
Summary In substance, the present invention may be summarized by noting that the basic structure is one in which the substrate between the source and drain is uniformly doped in the lateral direction, non-uniformly doped in the vertical direction, and that the source and/or drain electrodes form Schottky or Schottky-like contacts with the substrate.
CONCLUSION
SUBSTITUTE SHEET (RULE 26) -2?-A short channel length, l:~terally uniform doped channel, metal source and drain MOS device structure and metuod for manufacture has been disclosed. The present invention provides for many advantages over the prior art including lower manufacturing costs, superior device characteristics, and tighter control of device parameters. These advantages are achieved primarily through the introduction of a channel doping profile that is both laterally uniform and vertically non-uniform, in conjunction with metal source/drain regions, thus eliminating the need for halo/pocket implants and shallow source/drain extensions. The parasitic bipolar gain is unconditionally eliminated as well.
These features of the invention make it ideal for many applications, including but not limited to high frequency and/or high radiation environments.
SUBSTITUTE SHEET (RULE 26)
Claims (68)
1. A method of manufacturing a short-channel device, for regulating the flow of electrical current, the method comprising:
introducing channel dopants into a semiconductor substrate such that the dopant concentration varies significantly in the vertical direction and is generally constant in the lateral direction;
providing a gate electrode on the surface of the semiconductor substrate;
and providing a source electrode and a drain electrode on the semiconductor substrate such that the channel length is less than or equal to 100 nm, wherein at least one of the source electrode and the drain electrode forms a Schottky or Schottky-like contact to the semiconductor substrate.
introducing channel dopants into a semiconductor substrate such that the dopant concentration varies significantly in the vertical direction and is generally constant in the lateral direction;
providing a gate electrode on the surface of the semiconductor substrate;
and providing a source electrode and a drain electrode on the semiconductor substrate such that the channel length is less than or equal to 100 nm, wherein at least one of the source electrode and the drain electrode forms a Schottky or Schottky-like contact to the semiconductor substrate.
2. The method of claim 1 wherein the source electrode and the drain electrode are formed from a member of the group consisting of: Platinum Silicide, Palladium Silicide and Iridium Silicide; and further wherein the channel dopants are selected from the group consisting of: Arsenic, Phosphorous, and Antimony.
3. The method of claim 1 wherein the source electrode and the drain electrode are formed from a member of the group consisting of the rare-earth silicides, and further wherein the channel dopants are selected from the group consisting of: Boron, Indium, and Gallium.
4. The method of claim 1 wherein the gate electrode has a length not exceeding 100 nm.
5. The method of claim 1 wherein the Schottky or Schottky-like contact formed at least in areas adjacent to the channel.
6. The method of claim 1 wherein an entire surface of the at least one of the source electrode and the drain electrode forms a Schottky or Schottky-like contact with the semiconductor substrate.
7. The method of claim 1 wherein the gate electrode is provided after the completion of all channel doping processes.
8. The method of claim 1 wherein, when the source and drain electrodes are provided, the substrate has a channel dopant concentration that varies significantly in the vertical direction and is generally constant in the lateral direction.
9. The method of claim 1 wherein all channel dopants are introduced in one process step.
10. A method of manufacturing a short-channel device, for regulating the flow of electrical current, the method comprising:
introducing channel dopants into a semiconductor substrate such that the dopant concentration varies substantially in the vertical direction and is generally constant in the lateral direction;
providing a gate electrode on the semiconductor substrate;
exposing the semiconductor substrate on one or more areas proximal to the gate electrode;
depositing a thin film of metal; and reacting the metal with the exposed semiconductor substrate such that a Schottky or Schottky-like source electrode and drain electrode are formed on the semiconductor substrate and are separated by a channel length of no more than 100 nm.
introducing channel dopants into a semiconductor substrate such that the dopant concentration varies substantially in the vertical direction and is generally constant in the lateral direction;
providing a gate electrode on the semiconductor substrate;
exposing the semiconductor substrate on one or more areas proximal to the gate electrode;
depositing a thin film of metal; and reacting the metal with the exposed semiconductor substrate such that a Schottky or Schottky-like source electrode and drain electrode are formed on the semiconductor substrate and are separated by a channel length of no more than 100 nm.
11. The method of claim 10 wherein the gate electrode is provided by the steps comprising:
providing a thin insulating layer on the semiconductor substrate;
depositing a thin conducting film on the insulating layer;
patterning and etching the conducting film to form a gate electrode; and forming one or more thin insulating layers on one or more sidewalls of the gate electrode.
providing a thin insulating layer on the semiconductor substrate;
depositing a thin conducting film on the insulating layer;
patterning and etching the conducting film to form a gate electrode; and forming one or more thin insulating layers on one or more sidewalls of the gate electrode.
12. The method of claim 11 further comprising removing unreacted metal after forming the Schottky or Schotkky-like source and drain electrodes.
13. The method of claim 10 wherein the reacting step is performed by thermal annealing.
14. The method of claim 10 wherein the source electrode and the drain electrode are formed from a member of the group consisting of: Platinum Silicide, Palladium Silicide and Iridium Silicide; and further wherein the channel dopants are selected from the group consisting of: Arsenic, Phosphorous, and Antimony.
15. The method of claim 10 wherein the source electrode and the drain electrode are formed from a member of the group consisting of the rare-earth silicides, and further wherein the channel dopants are selected from the group consisting of: Boron, Indium, and Gallium.
16. The method of claim 10 wherein the gate electrode has a length not exceeding 100 nm.
17. The method of claim 10 wherein the source and drain electrodes form the Schottky or Schottky-like contact with the semiconductor substrate at least in areas adjacent to the channel.
18. The method of claim 10 wherein an entire surface of the Schottky or Schottky-like source and drain electrodes in contact with the semiconductor substrate forms a Schottky or Schottky-like contact with the semiconductor substrate.
19. The method of claim 10 wherein the gate electrode is provided after the completion of all channel doping processes.
20. The method of claim 10 wherein, when the source and drain electrodes are provided, the substrate has a channel dopant concentration that varies significantly in the vertical direction and is generally constant in the lateral direction.
21. The method of claim 10 wherein all channel dopants are introduced in one process step.
22. A method of fabricating a short-channel length MOSFET device, the method comprising:
introducing channel dopants into a semiconductor substrate such that the dopant concentration varies significantly in the vertical direction and is generally constant in the lateral direction;
providing a gate electrode on the semiconductor substrate; and providing a source electrode and a drain electrode on the semiconductor substrate such that the channel length is less than or equal to 100 nm, wherein at least one of the source electrode and the drain electrode forms a Schottky or Schottky-like contact to the semiconductor substrate.
introducing channel dopants into a semiconductor substrate such that the dopant concentration varies significantly in the vertical direction and is generally constant in the lateral direction;
providing a gate electrode on the semiconductor substrate; and providing a source electrode and a drain electrode on the semiconductor substrate such that the channel length is less than or equal to 100 nm, wherein at least one of the source electrode and the drain electrode forms a Schottky or Schottky-like contact to the semiconductor substrate.
23. The method of claim 22 wherein the source electrode and the drain electrode are formed from a member of the group consisting of: Platinum Silicide, Palladium Silicide and Iridium Silicide; and further wherein the channel dopants are selected from the group consisting of; Arsenic, Phosphorous, and Antimony.
24. The method of claim 22 wherein the source electrode and the drain electrode are formed from a member of the group consisting of the rare-earth silicides, and further wherein the channel dopants are selected from the group consisting of: Boron, Indium, and Gallium.
25. The method of claim 22 wherein the gate electrode has a length not exceeding 100 nm.
26. The method of claim 22 wherein the Schottky or Schottky-like contact is formed at least in areas adjacent to the channel.
27. The method of claim 22 wherein an entire surface of the at least one of the source electrode and the drain electrode forms a Schottky or Schottky-like contact with the semiconductor substrate.
28. The method of claim 22 wherein the gate electrode is provided after the completion of all channel doping processes.
29. The method of claim 22 wherein, when the source and drain electrodes are provided, the substrate has a channel dopant concentration that varies significantly in the vertical direction and is generally constant in the lateral direction.
30. The method of claim 22 wherein all channel dopants are introduced in one process step.
31. A method of fabricating a short-channel length MOSFET, the method comprising:
introducing channel dopants into a semiconductor substrate such that the dopant concentration varies substantially in the vertical direction and is generally constant in the lateral direction;
providing a gate electrode on the semiconductor substrate;
exposing the semiconductor substrate on one or more areas proximal to the gate electrode;
depositing a thin film of metal; and reacting the metal with the exposed semiconductor substrate such that a Schottky or Schottky-like source electrode and drain electrode are formed on the semiconductor substrate and are separated by a channel length of less than or equal to 100 nm.
introducing channel dopants into a semiconductor substrate such that the dopant concentration varies substantially in the vertical direction and is generally constant in the lateral direction;
providing a gate electrode on the semiconductor substrate;
exposing the semiconductor substrate on one or more areas proximal to the gate electrode;
depositing a thin film of metal; and reacting the metal with the exposed semiconductor substrate such that a Schottky or Schottky-like source electrode and drain electrode are formed on the semiconductor substrate and are separated by a channel length of less than or equal to 100 nm.
32. The method of claim 31 wherein the gate electrode is provided by the steps comprising:
providing a thin insulating layer on the semiconductor substrate, depositing a thin conducting film on the insulating layer;
patterning and etching the conducting film to form a gate electrode; and forming one or more thin insulating layers on one or more sidewalls of the gate electrode.
providing a thin insulating layer on the semiconductor substrate, depositing a thin conducting film on the insulating layer;
patterning and etching the conducting film to form a gate electrode; and forming one or more thin insulating layers on one or more sidewalls of the gate electrode.
33. The method of claim 31 further comprising removing unreacted metal from the MOSFET after forming the Schottky or Schottky-like source and drain electrodes.
34. The method of claim 31 wherein the reacting step is performed by thermal annealing.
35. The method of claim 31 wherein the source electrode and the drain electrode are formed from a member of the group consisting of: Platinum Silicide, Palladium Silicide and Iridium Silicide; and further wherein the channel dopants are selected from the group consisting of: Arsenic, Phosphorous, and Antimony.
36. The method of claim 31 wherein the source electrode and the drain electrode are formed from a member of the group consisting of the rare-earth silicides, and further wherein the channel dopants are selected from the group consisting of: Boron, Indium, and Gallium.
37. The method of claim 31 wherein the gate electrode has a length not exceeding 100 nm.
38. The method of claim 31 wherein the source and drain electrodes form the Schottky or Schottky-like contact with the semiconductor substrate at least in areas adjacent to the channel.
39. The method of claim 31 wherein an entire surface of the Schottky or Schottky-like source and drain electrodes in contact with the semiconductor substrate forms a Schottky or Schottky-like contact with the semiconductor substrate.
40. The method of claim 31 wherein the gate electrode is provided after the completion of all channel doping processes.
41. The method of claim 31 wherein, when the source and drain electrodes are provided, the substrate has a channel dopant concentration that varies significantly in the vertical direction and is generally constant in the lateral direction.
42. The method of claim 31 wherein all channel dopants are introduced in one process step.
43. A short-channel length MOSFET device comprising:
channel dopants in a semiconductor substrate such that the dopant concentration varies significantly in the vertical direction and is generally constant in the lateral direction;
a gate electrode on the semiconductor substrate; and a source electrode and a drain electrode on the semiconductor substrate such that the channel length is less than or equal to 100 nm, wherein at least one of the source electrode and the drain electrode forms a Schottky or Schottky-like contact to the semiconductor substrate.
channel dopants in a semiconductor substrate such that the dopant concentration varies significantly in the vertical direction and is generally constant in the lateral direction;
a gate electrode on the semiconductor substrate; and a source electrode and a drain electrode on the semiconductor substrate such that the channel length is less than or equal to 100 nm, wherein at least one of the source electrode and the drain electrode forms a Schottky or Schottky-like contact to the semiconductor substrate.
44. The device of claim 43 wherein the source electrode and the drain electrode are formed from a member of the group consisting of: Platinum Silicide, Palladium Silicide and Iridium Silicide; and further wherein the channel dopants are selected from the group consisting of: Arsenic, Phosphorous, and Antimony.
45. The device of claim 43 wherein the source electrode and the drain electrode are formed from a member of the group consisting of the rare-earth silicides, and further wherein the channel dopants are selected from the group consisting of: Boron, Indium, and Gallium.
46. The device of claim 43 wherein the gate electrode has a length not exceeding 100 nm.
47. The device of claim 43 wherein at least one of the source or drain electrodes forms a Schottky or Schottky-like contact with the semiconductor substrate at least in areas adjacent to the channel.
48. The device of claim 43 wherein an entire interface between at least one of the source and the drain electrodes and the semiconductor substrate forms a Schottky contact or Schottky-like region with the semiconductor substrate.
49. A short-channel length MOSFET device comprising:
channel dopants in a semiconductor substrate such that the dopant concentration varies substantially in the vertical direction and is generally constant in the lateral direction;
a gate electrode on the semiconductor substrate;
a source electrode and a drain electrode on the semiconductor substrate, formed by a reaction with a metal and the semiconductor substrate, such that the channel length is less than or equal to 100 nm, wherein at least one of the source electrode and the drain electrode forms a Schottky or Schottky-like contact to the semiconductor substrate.
channel dopants in a semiconductor substrate such that the dopant concentration varies substantially in the vertical direction and is generally constant in the lateral direction;
a gate electrode on the semiconductor substrate;
a source electrode and a drain electrode on the semiconductor substrate, formed by a reaction with a metal and the semiconductor substrate, such that the channel length is less than or equal to 100 nm, wherein at least one of the source electrode and the drain electrode forms a Schottky or Schottky-like contact to the semiconductor substrate.
50. The device of claim 49 wherein the gate electrode comprises:
a thin insulating layer on the semiconductor substrate;
a thin conducting film on the insulating layer; and one or more thin insulating layers on one or more sidewalls of the gate electrode.
a thin insulating layer on the semiconductor substrate;
a thin conducting film on the insulating layer; and one or more thin insulating layers on one or more sidewalls of the gate electrode.
51. The device of claim 49 wherein the source electrode and the drain electrode are formed from a member of the group consisting of: Platinum Silicide, Palladium Silicide and Iridium Silicide; and further wherein the channel dopants are selected from the group consisting of: Arsenic, Phosphorous, and Antimony.
52. The device of claim 49 wherein the source electrode and the drain electrode are formed from a member of the group consisting of the rare-earth silicides, and further wherein the channel dopants are selected from the group consisting of: Boron, Indium, and Gallium.
53. The device of claim 49 wherein the gate electrode has a length not exceeding 100 nm.
54. The device of claim 49 wherein at least one of the source or drain electrodes forms a Schottky or Schottky-like contact with the semiconductor substrate at least in areas adjacent to the channel.
55. The device of claim 49 wherein an entire interface between at least one of the source and the drain electrodes and the semiconductor substrate forms a Schottky contact or Schottky-like region with the semiconductor substrate.
56. A short-channel device for regulating the flow of electrical current comprising:
channel dopants in a semiconductor substrate such that the dopant concentration varies significantly in the vertical direction and is generally constant in the lateral direction;
a gate electrode on the surface of the semiconductor substrate; and a source electrode and a drain electrode on the semiconductor substrate such that the channel length is less than or equal to 100 nm,~~
wherein at least one of the source electrode and the drain electrodes forms a Schottky or Schottky-like contact to the semiconductor substrate.
channel dopants in a semiconductor substrate such that the dopant concentration varies significantly in the vertical direction and is generally constant in the lateral direction;
a gate electrode on the surface of the semiconductor substrate; and a source electrode and a drain electrode on the semiconductor substrate such that the channel length is less than or equal to 100 nm,~~
wherein at least one of the source electrode and the drain electrodes forms a Schottky or Schottky-like contact to the semiconductor substrate.
57. The device of claim 56 wherein the source electrode and the drain electrode are formed from a member of the group consisting of: Platinum Silicide, Palladium Silicide and Iridium Silicide; and further wherein the channel dopants are selected from the group consisting of: Arsenic, Phosphorous, and Antimony.
58. The device of claim 56 wherein the source electrode and the drain electrode are formed from a member of the group consisting of the rare-earth silicides, and further wherein the channel dopants are selected from the group consisting of: Boron, Indium, and Gallium.
59. The device of claim 56 wherein the gate electrode has a length not exceeding 100 nm.
60. The device of claim 56 wherein at least one of the source or drain electrodes forms a Schottky or Schottky-like contact with the semiconductor substrate at least in areas adjacent to the channel.
61. The device of claim 56 wherein an entire interface between at least one of the source and the drain electrodes and the semiconductor substrate forms a Schottky contact or Schottky-like region with the semiconductor substrate.
62. A short-channel device for regulating the flow of electrical current comprising:
channel dopants into a semiconductor substrate such that the dopant concentration varies substantially in the vertical direction and is generally constant in the lateral direction;
a gate electrode on the semiconductor substrate;
a source electrode and a drain electrode on the semiconductor substrate, formed by a reaction with a metal and the semiconductor substrate, such that the channel length is less than or equal to 100 nm, wherein at least one of the source electrode and the drain electrode forms a Schottky or Schottky-like contact to the semiconductor substrate.
channel dopants into a semiconductor substrate such that the dopant concentration varies substantially in the vertical direction and is generally constant in the lateral direction;
a gate electrode on the semiconductor substrate;
a source electrode and a drain electrode on the semiconductor substrate, formed by a reaction with a metal and the semiconductor substrate, such that the channel length is less than or equal to 100 nm, wherein at least one of the source electrode and the drain electrode forms a Schottky or Schottky-like contact to the semiconductor substrate.
63. The device of claim 62 wherein the gate electrode comprises:
a thin insulating layer on the semiconductor substrate;
a thin conducting film on the insulating layer; and one or more thin insulating layers on one or more sidewalls of the gate electrode.
a thin insulating layer on the semiconductor substrate;
a thin conducting film on the insulating layer; and one or more thin insulating layers on one or more sidewalls of the gate electrode.
64. The device of claim 62 wherein the source electrode and the drain electrode are formed from a member of the group consisting of: Platinum Silicide, Palladium Silicide and Iridium Silicide; and further wherein the channel dopants are selected from the group consisting of: Arsenic, Phosphorous, and Antimony.
65. The device of claim 62 wherein the source electrode and the drain electrode are formed from a member of the group consisting of the rare-earth silicides, and further wherein the channel dopants are selected from the group consisting of: Boron, Indium, and Gallium.
66. The device of claim 62 wherein the gate electrode has a length not exceeding 100 nm.
67. The device of claim 62 wherein at least one of the source or drain electrodes forms a Schottky or Schottky-like contact with the semiconductor substrate at least in areas adjacent to the channel.
68. The device of claim 62 wherein an entire interface between at least one of the source and the drain electrodes and the semiconductor substrate forms a Schottky contact or Schottky-like region with the semiconductor substrate.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/465,357 US6303479B1 (en) | 1999-12-16 | 1999-12-16 | Method of manufacturing a short-channel FET with Schottky-barrier source and drain contacts |
US09/465,357 | 1999-12-16 | ||
PCT/US2000/034082 WO2001045157A1 (en) | 1999-12-16 | 2000-12-15 | Mosfet device system and method |
Publications (1)
Publication Number | Publication Date |
---|---|
CA2393443A1 true CA2393443A1 (en) | 2001-06-21 |
Family
ID=23847484
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002393443A Abandoned CA2393443A1 (en) | 1999-12-16 | 2000-12-15 | Mosfet device system and method |
Country Status (10)
Country | Link |
---|---|
US (7) | US6303479B1 (en) |
EP (1) | EP1238420A4 (en) |
JP (2) | JP2003517210A (en) |
KR (1) | KR20020082469A (en) |
CN (1) | CN1222021C (en) |
AU (1) | AU2267301A (en) |
CA (1) | CA2393443A1 (en) |
IL (3) | IL150250A0 (en) |
RU (1) | RU2245589C2 (en) |
WO (1) | WO2001045157A1 (en) |
Families Citing this family (132)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030235936A1 (en) * | 1999-12-16 | 2003-12-25 | Snyder John P. | Schottky barrier CMOS device and method |
US6303479B1 (en) * | 1999-12-16 | 2001-10-16 | Spinnaker Semiconductor, Inc. | Method of manufacturing a short-channel FET with Schottky-barrier source and drain contacts |
FR2805395B1 (en) * | 2000-02-23 | 2002-05-10 | Centre Nat Rech Scient | MOS TRANSISTOR FOR HIGH INTEGRATION DENSITY CIRCUITS |
JP3833903B2 (en) | 2000-07-11 | 2006-10-18 | 株式会社東芝 | Manufacturing method of semiconductor device |
US6534388B1 (en) * | 2000-09-27 | 2003-03-18 | Chartered Semiconductor Manufacturing Ltd. | Method to reduce variation in LDD series resistance |
DE10052208C2 (en) * | 2000-10-20 | 2002-11-28 | Advanced Micro Devices Inc | Method for producing a field effect transistor using an adjustment technology based on side wall spacing elements |
US6555453B1 (en) * | 2001-01-31 | 2003-04-29 | Advanced Micro Devices, Inc. | Fully nickel silicided metal gate with shallow junction formed |
US6466489B1 (en) * | 2001-05-18 | 2002-10-15 | International Business Machines Corporation | Use of source/drain asymmetry MOSFET devices in dynamic and analog circuits |
JP2002353182A (en) * | 2001-05-25 | 2002-12-06 | Mitsubishi Electric Corp | Rinsing method and rinsing device for semiconductor device, and manufacturing method for the semiconductor device |
DE10137217A1 (en) * | 2001-07-30 | 2003-02-27 | Infineon Technologies Ag | Bridge field effect transistor and method for producing a bridge field effect transistor |
WO2003015181A1 (en) * | 2001-08-10 | 2003-02-20 | Spinnaker Semiconductor, Inc. | Transistor having high dielectric constant gate insulating layer and source and drain forming schottky contact with substrate |
US6541320B2 (en) * | 2001-08-10 | 2003-04-01 | International Business Machines Corporation | Method to controllably form notched polysilicon gate structures |
US20060079059A1 (en) * | 2001-08-10 | 2006-04-13 | Snyder John P | Transistor having high dielectric constant gate insulating layer and source and drain forming schottky contact with substrate |
KR100425582B1 (en) * | 2001-11-22 | 2004-04-06 | 한국전자통신연구원 | Method for fabricating a MOS transistor having a shallow source/drain junction region |
US6894355B1 (en) * | 2002-01-11 | 2005-05-17 | Advanced Micro Devices, Inc. | Semiconductor device with silicide source/drain and high-K dielectric |
JP2005516389A (en) * | 2002-01-23 | 2005-06-02 | スピネカ セミコンダクター, インコーポレイテッド | Field effect transistor having a source and / or drain forming a Schottky or Schottky contact using a strained semiconductor substrate |
DE10208728B4 (en) * | 2002-02-28 | 2009-05-07 | Advanced Micro Devices, Inc., Sunnyvale | A method for producing a semiconductor element having different metal silicide regions |
JP2006514424A (en) * | 2002-05-16 | 2006-04-27 | スピネカ セミコンダクター, インコーポレイテッド | Schottky barrier CMOS device and method |
US6974737B2 (en) * | 2002-05-16 | 2005-12-13 | Spinnaker Semiconductor, Inc. | Schottky barrier CMOS fabrication method |
US20040041214A1 (en) * | 2002-08-29 | 2004-03-04 | Prall Kirk D. | One F2 memory cell, memory array, related devices and methods |
EP1530803A2 (en) * | 2002-06-21 | 2005-05-18 | Micron Technology, Inc. | Nrom memory cell, memory array, related devices an methods |
US6835619B2 (en) * | 2002-08-08 | 2004-12-28 | Micron Technology, Inc. | Method of forming a memory transistor comprising a Schottky contact |
US7084423B2 (en) | 2002-08-12 | 2006-08-01 | Acorn Technologies, Inc. | Method for depinning the Fermi level of a semiconductor at an electrical junction and devices incorporating such junctions |
US6833556B2 (en) | 2002-08-12 | 2004-12-21 | Acorn Technologies, Inc. | Insulated gate field effect transistor having passivated schottky barriers to the channel |
US7902029B2 (en) * | 2002-08-12 | 2011-03-08 | Acorn Technologies, Inc. | Process for fabricating a self-aligned deposited source/drain insulated gate field-effect transistor |
US7176483B2 (en) * | 2002-08-12 | 2007-02-13 | Acorn Technologies, Inc. | Method for depinning the Fermi level of a semiconductor at an electrical junction and devices incorporating such junctions |
US6833307B1 (en) | 2002-10-30 | 2004-12-21 | Advanced Micro Devices, Inc. | Method for manufacturing a semiconductor component having an early halo implant |
US7208383B1 (en) | 2002-10-30 | 2007-04-24 | Advanced Micro Devices, Inc. | Method of manufacturing a semiconductor component |
US20040087094A1 (en) * | 2002-10-30 | 2004-05-06 | Advanced Micro Devices, Inc. | Semiconductor component and method of manufacture |
EP1435648A1 (en) * | 2002-12-30 | 2004-07-07 | STMicroelectronics S.r.l. | Process of making CMOS and drain extension MOS transistors with silicided gate |
KR100508548B1 (en) * | 2003-04-16 | 2005-08-17 | 한국전자통신연구원 | Schottky barrier transistor and method for fabricating the same |
US6867433B2 (en) * | 2003-04-30 | 2005-03-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor-on-insulator chip incorporating strained-channel partially-depleted, fully-depleted, and multiple-gate transistors |
US6744111B1 (en) | 2003-05-15 | 2004-06-01 | Koucheng Wu | Schottky-barrier tunneling transistor |
US6963121B2 (en) * | 2003-05-15 | 2005-11-08 | Koucheng Wu | Schottky-barrier tunneling transistor |
WO2004107421A1 (en) * | 2003-06-03 | 2004-12-09 | Koninklijke Philips Electronics N.V. | Formation of junctions and silicides with reduced thermal budget |
US6909151B2 (en) * | 2003-06-27 | 2005-06-21 | Intel Corporation | Nonplanar device with stress incorporation layer and method of fabrication |
US7456476B2 (en) | 2003-06-27 | 2008-11-25 | Intel Corporation | Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication |
US20050012087A1 (en) * | 2003-07-15 | 2005-01-20 | Yi-Ming Sheu | Self-aligned MOSFET having an oxide region below the channel |
US7078742B2 (en) | 2003-07-25 | 2006-07-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Strained-channel semiconductor structure and method of fabricating the same |
US6940705B2 (en) * | 2003-07-25 | 2005-09-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Capacitor with enhanced performance and method of manufacture |
US6936881B2 (en) | 2003-07-25 | 2005-08-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Capacitor that includes high permittivity capacitor dielectric |
US7101742B2 (en) * | 2003-08-12 | 2006-09-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strained channel complementary field-effect transistors and methods of manufacture |
US20050035410A1 (en) * | 2003-08-15 | 2005-02-17 | Yee-Chia Yeo | Semiconductor diode with reduced leakage |
US20050035369A1 (en) * | 2003-08-15 | 2005-02-17 | Chun-Chieh Lin | Structure and method of forming integrated circuits utilizing strained channel transistors |
US7112495B2 (en) | 2003-08-15 | 2006-09-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and method of a strained channel transistor and a second semiconductor component in an integrated circuit |
US7071052B2 (en) * | 2003-08-18 | 2006-07-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Resistor with reduced leakage |
US20050104152A1 (en) * | 2003-09-19 | 2005-05-19 | Snyder John P. | Schottky barrier integrated circuit |
WO2005036631A1 (en) * | 2003-10-03 | 2005-04-21 | Spinnaker Semiconductor, Inc. | Schottky-barrier mosfet manufacturing method using isotropic etch process |
US20050139860A1 (en) * | 2003-10-22 | 2005-06-30 | Snyder John P. | Dynamic schottky barrier MOSFET device and method of manufacture |
US7888201B2 (en) | 2003-11-04 | 2011-02-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor-on-insulator SRAM configured using partially-depleted and fully-depleted transistors |
US7050330B2 (en) * | 2003-12-16 | 2006-05-23 | Micron Technology, Inc. | Multi-state NROM device |
US7269072B2 (en) * | 2003-12-16 | 2007-09-11 | Micron Technology, Inc. | NROM memory cell, memory array, related devices and methods |
JP4011024B2 (en) * | 2004-01-30 | 2007-11-21 | 株式会社ルネサステクノロジ | Semiconductor device and manufacturing method thereof |
US7154118B2 (en) | 2004-03-31 | 2006-12-26 | Intel Corporation | Bulk non-planar transistor having strained enhanced mobility and methods of fabrication |
US7504328B2 (en) * | 2004-05-11 | 2009-03-17 | National University Of Singapore | Schottky barrier source/drain n-mosfet using ytterbium silicide |
US7042009B2 (en) * | 2004-06-30 | 2006-05-09 | Intel Corporation | High mobility tri-gate devices and methods of fabrication |
EP1784869A1 (en) * | 2004-07-15 | 2007-05-16 | Spinnaker Semiconductor, Inc. | Metal source power transistor and method of manufacture |
US7348284B2 (en) | 2004-08-10 | 2008-03-25 | Intel Corporation | Non-planar pMOS structure with a strained channel region and an integrated strained CMOS flow |
US7332439B2 (en) * | 2004-09-29 | 2008-02-19 | Intel Corporation | Metal gate transistors with epitaxial source and drain regions |
US7422946B2 (en) | 2004-09-29 | 2008-09-09 | Intel Corporation | Independently accessed double-gate and tri-gate transistors in same process flow |
US7361958B2 (en) | 2004-09-30 | 2008-04-22 | Intel Corporation | Nonplanar transistors with metal gate electrodes |
US20060086977A1 (en) | 2004-10-25 | 2006-04-27 | Uday Shah | Nonplanar device with thinned lower body portion and method of fabrication |
US20060125041A1 (en) * | 2004-12-14 | 2006-06-15 | Electronics And Telecommunications Research Institute | Transistor using impact ionization and method of manufacturing the same |
KR100670803B1 (en) * | 2004-12-21 | 2007-01-19 | 한국전자통신연구원 | Device using ambipolar transport in SB-MOSFET |
JP2006196646A (en) * | 2005-01-13 | 2006-07-27 | Renesas Technology Corp | Semiconductor device and its manufacturing method |
US7518196B2 (en) | 2005-02-23 | 2009-04-14 | Intel Corporation | Field effect transistor with narrow bandgap source and drain regions and method of fabrication |
US20060202266A1 (en) | 2005-03-14 | 2006-09-14 | Marko Radosavljevic | Field effect transistor with metal source/drain regions |
US7504329B2 (en) * | 2005-05-11 | 2009-03-17 | Interuniversitair Microelektronica Centrum (Imec) | Method of forming a Yb-doped Ni full silicidation low work function gate electrode for n-MOSFET |
JP2008226862A (en) * | 2005-05-11 | 2008-09-25 | Interuniv Micro Electronica Centrum Vzw | Method for adjusting work function of silicide gate electrode |
US7176537B2 (en) | 2005-05-23 | 2007-02-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | High performance CMOS with metal-gate and Schottky source/drain |
US7858481B2 (en) | 2005-06-15 | 2010-12-28 | Intel Corporation | Method for fabricating transistor with thinned channel |
US7547637B2 (en) | 2005-06-21 | 2009-06-16 | Intel Corporation | Methods for patterning a semiconductor film |
US7279375B2 (en) | 2005-06-30 | 2007-10-09 | Intel Corporation | Block contact architectures for nanoscale channel transistors |
JP2007036148A (en) * | 2005-07-29 | 2007-02-08 | Toshiba Corp | Manufacturing method of semiconductor device |
US7402875B2 (en) | 2005-08-17 | 2008-07-22 | Intel Corporation | Lateral undercut of metal gate in SOI device |
US7737532B2 (en) * | 2005-09-06 | 2010-06-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Hybrid Schottky source-drain CMOS for high mobility and low barrier |
US7479421B2 (en) | 2005-09-28 | 2009-01-20 | Intel Corporation | Process for integrating planar and non-planar CMOS transistors on a bulk substrate and article made thereby |
US20070090416A1 (en) | 2005-09-28 | 2007-04-26 | Doyle Brian S | CMOS devices with a single work function gate electrode and method of fabrication |
CN101326640A (en) * | 2005-10-12 | 2008-12-17 | 斯平内克半导体股份有限公司 | CMOS device with zero soft error rate |
KR100653711B1 (en) * | 2005-11-14 | 2006-12-05 | 삼성전자주식회사 | Schottky barrier finfet device and fabrication method thereof |
US7250666B2 (en) * | 2005-11-15 | 2007-07-31 | International Business Machines Corporation | Schottky barrier diode and method of forming a Schottky barrier diode |
US7485503B2 (en) | 2005-11-30 | 2009-02-03 | Intel Corporation | Dielectric interface for group III-V semiconductor device |
KR100699462B1 (en) * | 2005-12-07 | 2007-03-28 | 한국전자통신연구원 | Schottky Barrier Tunnel Transistor and the Method for Manufacturing the same |
JP2007158300A (en) * | 2005-12-07 | 2007-06-21 | Korea Electronics Telecommun | Low schottky barrier penetrating transistor and its manufacturing method |
US7396711B2 (en) * | 2005-12-27 | 2008-07-08 | Intel Corporation | Method of fabricating a multi-cornered film |
FR2897202B1 (en) * | 2006-02-08 | 2008-09-12 | St Microelectronics Crolles 2 | MOS TRANSISTOR WITH SCHOTTKY BARRIER ON SEMICONDUCTOR FILM ENTIRELY DEPLETED AND METHOD OF MANUFACTURING SUCH TRANSISTOR |
JP2007281038A (en) * | 2006-04-03 | 2007-10-25 | Toshiba Corp | Semiconductor device |
US7566951B2 (en) * | 2006-04-21 | 2009-07-28 | Memc Electronic Materials, Inc. | Silicon structures with improved resistance to radiation events |
US8143646B2 (en) | 2006-08-02 | 2012-03-27 | Intel Corporation | Stacking fault and twin blocking barrier for integrating III-V on Si |
US20080093631A1 (en) * | 2006-10-05 | 2008-04-24 | Chi Dong Z | Contact structure for semiconductor devices |
KR100770012B1 (en) * | 2006-11-29 | 2007-10-25 | 한국전자통신연구원 | Schottky barrier tunnel transistor and method for manufacturing the same |
US8558278B2 (en) | 2007-01-16 | 2013-10-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strained transistor with optimized drive current and method of forming |
US20080191285A1 (en) * | 2007-02-09 | 2008-08-14 | Chih-Hsin Ko | CMOS devices with schottky source and drain regions |
US7858505B2 (en) * | 2007-05-04 | 2010-12-28 | Freescale Semiconductor, Inc. | Method of forming a transistor having multiple types of Schottky junctions |
KR100945508B1 (en) * | 2007-11-16 | 2010-03-09 | 주식회사 하이닉스반도체 | Zero capacitor RAM and method of manufacturing the same |
US7943961B2 (en) | 2008-03-13 | 2011-05-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strain bars in stressed layers of MOS devices |
FR2930073B1 (en) * | 2008-04-11 | 2010-09-03 | Centre Nat Rech Scient | METHOD FOR MANUFACTURING COMPLEMENTARY P AND N TYPE MOSFET TRANSISTORS, AND ELECTRONIC DEVICE COMPRISING SUCH TRANSISTORS, AND PROCESSOR COMPRISING AT LEAST ONE SUCH DEVICE. |
US7863143B2 (en) * | 2008-05-01 | 2011-01-04 | International Business Machines Corporation | High performance schottky-barrier-source asymmetric MOSFETs |
US8362566B2 (en) | 2008-06-23 | 2013-01-29 | Intel Corporation | Stress in trigate devices using complimentary gate fill materials |
US7808051B2 (en) | 2008-09-29 | 2010-10-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Standard cell without OD space effect in Y-direction |
US7936040B2 (en) * | 2008-10-26 | 2011-05-03 | Koucheng Wu | Schottky barrier quantum well resonant tunneling transistor |
JP4911158B2 (en) * | 2008-10-30 | 2012-04-04 | ソニー株式会社 | Semiconductor device and solid-state imaging device |
US20120104502A1 (en) * | 2009-03-31 | 2012-05-03 | Jx Nippon Mining & Metals Corporation | Method of producing semiconductor device, and semiconductor device |
US9054194B2 (en) * | 2009-04-29 | 2015-06-09 | Taiwan Semiconductor Manufactruing Company, Ltd. | Non-planar transistors and methods of fabrication thereof |
US8178939B2 (en) * | 2009-06-21 | 2012-05-15 | Sematech, Inc. | Interfacial barrier for work function modification of high performance CMOS devices |
CN104465318B (en) | 2009-11-06 | 2018-04-24 | 株式会社半导体能源研究所 | The method for manufacturing semiconductor devices |
US8436422B2 (en) | 2010-03-08 | 2013-05-07 | Sematech, Inc. | Tunneling field-effect transistor with direct tunneling for enhanced tunneling current |
CN101866953B (en) * | 2010-05-26 | 2012-08-22 | 清华大学 | Low Schottky barrier semiconductor structure and formation method thereof |
US8513765B2 (en) | 2010-07-19 | 2013-08-20 | International Business Machines Corporation | Formation method and structure for a well-controlled metallic source/drain semiconductor device |
JP5856827B2 (en) * | 2010-12-09 | 2016-02-10 | 株式会社半導体エネルギー研究所 | Semiconductor device |
US8610233B2 (en) | 2011-03-16 | 2013-12-17 | International Business Machines Corporation | Hybrid MOSFET structure having drain side schottky junction |
US9001564B2 (en) | 2011-06-29 | 2015-04-07 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and a method for driving the same |
US8797512B2 (en) * | 2011-09-15 | 2014-08-05 | Advanced Scientific Concepts, Inc. | Automatic range corrected flash ladar camera |
US8803242B2 (en) * | 2011-09-19 | 2014-08-12 | Eta Semiconductor Inc. | High mobility enhancement mode FET |
CN102446770A (en) * | 2011-10-12 | 2012-05-09 | 上海华力微电子有限公司 | Method and structure for enhancing write-in speed of floating body dynamic random memory cell |
CN102723367B (en) * | 2012-06-29 | 2015-02-11 | 昆山工研院新型平板显示技术中心有限公司 | Oxide semiconductor thin film transistor |
US9576949B2 (en) * | 2012-09-05 | 2017-02-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Diode formed of PMOSFET and schottky diodes |
DE102012215846A1 (en) * | 2012-09-06 | 2014-03-06 | Continental Automotive Gmbh | Battery arrangement for operating electrical consumers in a vehicle for transporting dangerous goods |
US8796098B1 (en) * | 2013-02-26 | 2014-08-05 | Cypress Semiconductor Corporation | Embedded SONOS based memory cells |
US9059156B2 (en) * | 2013-09-30 | 2015-06-16 | Intermolecular, Inc. | Method of forming an erbium silicide metal gate stack FinFET device via a physical vapor deposition nanolaminate approach |
KR102236555B1 (en) | 2014-11-11 | 2021-04-06 | 삼성전자주식회사 | Semiconductor devices and methods of manufacturing the same |
US9947787B2 (en) | 2016-05-06 | 2018-04-17 | Silicet, LLC | Devices and methods for a power transistor having a schottky or schottky-like contact |
US10510869B2 (en) | 2016-05-06 | 2019-12-17 | Silicet, LLC | Devices and methods for a power transistor having a Schottky or Schottky-like contact |
US9620611B1 (en) | 2016-06-17 | 2017-04-11 | Acorn Technology, Inc. | MIS contact structure with metal oxide conductor |
DE112017005855T5 (en) | 2016-11-18 | 2019-08-01 | Acorn Technologies, Inc. | Nanowire transistor with source and drain induced by electrical contacts with negative Schottky barrier height |
US10483380B2 (en) * | 2017-04-20 | 2019-11-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and method of manufacturing the same |
RU2752291C2 (en) * | 2018-01-17 | 2021-07-26 | Интел Корпорейшн | Apparatuses based on selectively epitaxially grown iii-v group materials |
US11228174B1 (en) | 2019-05-30 | 2022-01-18 | Silicet, LLC | Source and drain enabled conduction triggers and immunity tolerance for integrated circuits |
US11417762B2 (en) * | 2019-06-26 | 2022-08-16 | Skyworks Solutions, Inc. | Switch with integrated Schottky barrier contact |
US10892362B1 (en) * | 2019-11-06 | 2021-01-12 | Silicet, LLC | Devices for LDMOS and other MOS transistors with hybrid contact |
RU2743225C1 (en) * | 2020-09-14 | 2021-02-16 | Акционерное общество "Научно-производственное предприятие "Исток" имени А.И. Шокина" (АО "НПП "Исток" им. Шокина") | Field-effect transistor with schottky barrier |
CN116508135A (en) | 2020-12-04 | 2023-07-28 | 安普莱西娅有限责任公司 | LDMOS with self-aligned body and mixed source |
Family Cites Families (57)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4053924A (en) | 1975-02-07 | 1977-10-11 | California Linear Circuits, Inc. | Ion-implanted semiconductor abrupt junction |
US4300158A (en) | 1977-07-18 | 1981-11-10 | Hazeltine Corporation | Process control apparatus |
US4300152A (en) * | 1980-04-07 | 1981-11-10 | Bell Telephone Laboratories, Incorporated | Complementary field-effect transistor integrated circuit device |
USRE32613E (en) | 1980-04-17 | 1988-02-23 | American Telephone And Telegraph Company, At&T Bell Laboratories | Method of making contact electrodes to silicon gate, and source and drain regions, of a semiconductor device |
SE8101994L (en) * | 1981-03-27 | 1982-09-28 | Tove Per Arne | ELECTRONIC CIRCUIT WITH SCHOTTKY FIELD TRANSISTOR WITH CONTACT ELEMENT WITH DIFFERENT SCHOTTKY BARRIER HEAD |
US4485550A (en) * | 1982-07-23 | 1984-12-04 | At&T Bell Laboratories | Fabrication of schottky-barrier MOS FETs |
JPS5947767A (en) * | 1982-09-10 | 1984-03-17 | Nippon Telegr & Teleph Corp <Ntt> | Mis type semiconductor element |
US4513309A (en) * | 1982-11-03 | 1985-04-23 | Westinghouse Electric Corp. | Prevention of latch-up in CMOS integrated circuits using Schottky diodes |
JPH0810763B2 (en) * | 1983-12-28 | 1996-01-31 | 株式会社日立製作所 | Semiconductor device |
WO1986001641A1 (en) * | 1984-08-24 | 1986-03-13 | American Telephone & Telegraph Company | Mos transistors having schottky layer electrode regions and method of their production |
JPS6099553U (en) * | 1984-10-25 | 1985-07-06 | 富士通株式会社 | semiconductor equipment |
FR2582445B1 (en) | 1985-05-21 | 1988-04-08 | Efcis | METHOD FOR MANUFACTURING METAL SILICIDE ELECTRODE MOS TRANSISTORS |
US5834793A (en) * | 1985-12-27 | 1998-11-10 | Kabushiki Kaisha Toshiba | Semiconductor devices |
JPS62229873A (en) * | 1986-03-29 | 1987-10-08 | Hitachi Ltd | Manufacture of thin film semiconductor device |
JPH02188967A (en) * | 1989-01-18 | 1990-07-25 | Nissan Motor Co Ltd | Semiconductor device |
US5040034A (en) | 1989-01-18 | 1991-08-13 | Nissan Motor Co., Ltd. | Semiconductor device |
US5079182A (en) | 1990-04-02 | 1992-01-07 | National Semiconductor Corporation | Bicmos device having self-aligned well tap and method of fabrication |
JP2606404B2 (en) * | 1990-04-06 | 1997-05-07 | 日産自動車株式会社 | Semiconductor device |
KR960001611B1 (en) | 1991-03-06 | 1996-02-02 | 가부시끼가이샤 한도다이 에네르기 겐뀨쇼 | Insulated gate type fet and its making method |
US5250834A (en) * | 1991-09-19 | 1993-10-05 | International Business Machines Corporation | Silicide interconnection with schottky barrier diode isolation |
JP3118063B2 (en) | 1992-03-23 | 2000-12-18 | ローム株式会社 | Nonvolatile storage element, nonvolatile storage device using the same, and method of manufacturing nonvolatile storage element |
US5323053A (en) | 1992-05-28 | 1994-06-21 | At&T Bell Laboratories | Semiconductor devices using epitaxial silicides on (111) surfaces etched in (100) silicon substrates |
US5294814A (en) * | 1992-06-09 | 1994-03-15 | Kobe Steel Usa | Vertical diamond field effect transistor |
JPH0697109A (en) | 1992-09-16 | 1994-04-08 | Fujitsu Ltd | Semiconductor device |
US5338698A (en) * | 1992-12-18 | 1994-08-16 | International Business Machines Corporation | Method of fabricating an ultra-short channel field effect transistor |
US5444302A (en) | 1992-12-25 | 1995-08-22 | Hitachi, Ltd. | Semiconductor device including multi-layer conductive thin film of polycrystalline material |
US5323528A (en) * | 1993-06-14 | 1994-06-28 | Amistar Corporation | Surface mount placement system |
US5760449A (en) | 1994-05-31 | 1998-06-02 | Welch; James D. | Regenerative switching CMOS system |
US5663584A (en) * | 1994-05-31 | 1997-09-02 | Welch; James D. | Schottky barrier MOSFET systems and fabrication thereof |
US6268636B1 (en) | 1994-05-31 | 2001-07-31 | James D. Welch | Operation and biasing for single device equivalent to CMOS |
US5665993A (en) * | 1994-09-29 | 1997-09-09 | Texas Instruments Incorporated | Integrated circuit including a FET device and Schottky diode |
JP2938351B2 (en) | 1994-10-18 | 1999-08-23 | 株式会社フロンテック | Field effect transistor |
TW304301B (en) | 1994-12-01 | 1997-05-01 | At & T Corp | |
US5555993A (en) * | 1995-02-24 | 1996-09-17 | Borkowski; James T. | Beverage can and pivotal, screen guard opener system |
FR2749977B1 (en) * | 1996-06-14 | 1998-10-09 | Commissariat Energie Atomique | QUANTUM WELL MOS TRANSISTOR AND METHODS OF MANUFACTURE THEREOF |
US5882993A (en) * | 1996-08-19 | 1999-03-16 | Advanced Micro Devices, Inc. | Integrated circuit with differing gate oxide thickness and process for making same |
TW333713B (en) | 1996-08-20 | 1998-06-11 | Toshiba Co Ltd | The semiconductor device and its producing method |
JP3262752B2 (en) * | 1997-03-28 | 2002-03-04 | 松下電器産業株式会社 | Method for manufacturing semiconductor device |
US5883010A (en) | 1997-08-07 | 1999-03-16 | National Semiconductor Corporation | Method for protecting nonsilicided surfaces from silicide formation using spacer oxide mask |
US5952701A (en) * | 1997-08-18 | 1999-09-14 | National Semiconductor Corporation | Design and fabrication of semiconductor structure having complementary channel-junction insulated-gate field-effect transistors whose gate electrodes have work functions close to mid-gap semiconductor value |
JP4213776B2 (en) | 1997-11-28 | 2009-01-21 | 光照 木村 | MOS gate Schottky tunnel transistor and integrated circuit using the same |
US6160282A (en) | 1998-04-21 | 2000-12-12 | Foveon, Inc. | CMOS image sensor employing silicide exclusion mask to reduce leakage and improve performance |
JP3378512B2 (en) | 1998-10-16 | 2003-02-17 | 株式会社東芝 | Semiconductor device |
JP3408762B2 (en) * | 1998-12-03 | 2003-05-19 | シャープ株式会社 | Semiconductor device having SOI structure and method of manufacturing the same |
US20030235936A1 (en) * | 1999-12-16 | 2003-12-25 | Snyder John P. | Schottky barrier CMOS device and method |
US20030032270A1 (en) * | 2001-08-10 | 2003-02-13 | John Snyder | Fabrication method for a device for regulating flow of electric current with high dielectric constant gate insulating layer and source/drain forming schottky contact or schottky-like region with substrate |
US6303479B1 (en) * | 1999-12-16 | 2001-10-16 | Spinnaker Semiconductor, Inc. | Method of manufacturing a short-channel FET with Schottky-barrier source and drain contacts |
JP3675303B2 (en) | 2000-05-31 | 2005-07-27 | セイコーエプソン株式会社 | Semiconductor device with built-in electrostatic protection circuit and manufacturing method thereof |
KR100439398B1 (en) * | 2001-05-22 | 2004-07-09 | 주식회사 멀티채널랩스 | Digital controlled electronic ballast with piezoelectric transformer |
US6509609B1 (en) | 2001-06-18 | 2003-01-21 | Motorola, Inc. | Grooved channel schottky MOSFET |
WO2003015181A1 (en) * | 2001-08-10 | 2003-02-20 | Spinnaker Semiconductor, Inc. | Transistor having high dielectric constant gate insulating layer and source and drain forming schottky contact with substrate |
JP2005516389A (en) * | 2002-01-23 | 2005-06-02 | スピネカ セミコンダクター, インコーポレイテッド | Field effect transistor having a source and / or drain forming a Schottky or Schottky contact using a strained semiconductor substrate |
US6974737B2 (en) * | 2002-05-16 | 2005-12-13 | Spinnaker Semiconductor, Inc. | Schottky barrier CMOS fabrication method |
US6833556B2 (en) * | 2002-08-12 | 2004-12-21 | Acorn Technologies, Inc. | Insulated gate field effect transistor having passivated schottky barriers to the channel |
JP4439358B2 (en) * | 2003-09-05 | 2010-03-24 | 株式会社東芝 | Field effect transistor and manufacturing method thereof |
WO2005036631A1 (en) * | 2003-10-03 | 2005-04-21 | Spinnaker Semiconductor, Inc. | Schottky-barrier mosfet manufacturing method using isotropic etch process |
US20050139860A1 (en) * | 2003-10-22 | 2005-06-30 | Snyder John P. | Dynamic schottky barrier MOSFET device and method of manufacture |
-
1999
- 1999-12-16 US US09/465,357 patent/US6303479B1/en not_active Expired - Lifetime
-
2000
- 2000-12-15 JP JP2001545358A patent/JP2003517210A/en active Pending
- 2000-12-15 CN CNB008190194A patent/CN1222021C/en not_active Expired - Fee Related
- 2000-12-15 EP EP00986434A patent/EP1238420A4/en not_active Withdrawn
- 2000-12-15 CA CA002393443A patent/CA2393443A1/en not_active Abandoned
- 2000-12-15 KR KR1020027007754A patent/KR20020082469A/en not_active Application Discontinuation
- 2000-12-15 RU RU2002118823/28A patent/RU2245589C2/en not_active IP Right Cessation
- 2000-12-15 IL IL15025000A patent/IL150250A0/en active IP Right Grant
- 2000-12-15 WO PCT/US2000/034082 patent/WO2001045157A1/en active Application Filing
- 2000-12-15 AU AU22673/01A patent/AU2267301A/en not_active Abandoned
-
2001
- 2001-02-06 US US09/777,536 patent/US6495882B2/en not_active Expired - Fee Related
-
2002
- 2002-06-16 IL IL150250A patent/IL150250A/en not_active IP Right Cessation
- 2002-09-06 US US10/236,685 patent/US6744103B2/en not_active Expired - Lifetime
-
2003
- 2003-02-07 US US10/360,194 patent/US7052945B2/en not_active Expired - Lifetime
-
2004
- 2004-10-21 US US10/970,210 patent/US20050051815A1/en not_active Abandoned
-
2006
- 2006-06-04 IL IL176106A patent/IL176106A/en not_active IP Right Cessation
- 2006-10-05 JP JP2006274467A patent/JP2007049182A/en active Pending
-
2009
- 2009-10-16 US US12/581,097 patent/US20100032771A1/en not_active Abandoned
-
2011
- 2011-03-30 US US13/076,374 patent/US20110175160A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
US20010024847A1 (en) | 2001-09-27 |
US20110175160A1 (en) | 2011-07-21 |
JP2007049182A (en) | 2007-02-22 |
JP2003517210A (en) | 2003-05-20 |
WO2001045157A1 (en) | 2001-06-21 |
US6495882B2 (en) | 2002-12-17 |
CN1222021C (en) | 2005-10-05 |
EP1238420A4 (en) | 2004-08-18 |
IL150250A0 (en) | 2002-12-01 |
IL176106A (en) | 2009-11-18 |
US6303479B1 (en) | 2001-10-16 |
KR20020082469A (en) | 2002-10-31 |
IL176106A0 (en) | 2006-10-05 |
US20100032771A1 (en) | 2010-02-11 |
IL150250A (en) | 2006-09-05 |
US20030008444A1 (en) | 2003-01-09 |
CN1434979A (en) | 2003-08-06 |
US20050051815A1 (en) | 2005-03-10 |
RU2245589C2 (en) | 2005-01-27 |
US20030139002A1 (en) | 2003-07-24 |
RU2002118823A (en) | 2004-03-10 |
AU2267301A (en) | 2001-06-25 |
US7052945B2 (en) | 2006-05-30 |
EP1238420A1 (en) | 2002-09-11 |
US6744103B2 (en) | 2004-06-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6495882B2 (en) | Short-channel schottky-barrier MOSFET device | |
US8154025B2 (en) | Schottky barrier CMOS device and method | |
KR100911743B1 (en) | Semiconductor Devices and Methods of Manufacture Thereof | |
US7235822B2 (en) | Transistor with silicon and carbon layer in the channel region | |
TW388087B (en) | Method of forming buried-channel P-type metal oxide semiconductor | |
TW200414543A (en) | Novel field effect transistor and method of fabrication | |
WO2012145025A2 (en) | Source/drain extension control for advanced transistors | |
US20030235936A1 (en) | Schottky barrier CMOS device and method | |
JP2005516389A (en) | Field effect transistor having a source and / or drain forming a Schottky or Schottky contact using a strained semiconductor substrate | |
US7221019B2 (en) | Short-channel Schottky-barrier MOSFET device and manufacturing method | |
EP1380049B1 (en) | Method for making transistors having optimized source-drain structures | |
EP1506579A2 (en) | Schottky barrier cmos device and method | |
Pfiester et al. | A self-aligned LDD/channel implanted ITLDD process with selectively-deposited poly gates for CMOS VLSI | |
Silicide | Field Oxide 90.1. é | |
Jun et al. | W/TiN Gate Thin2Film Fully2Depleted SOI CMOS Devices | |
Scalable | Schottky Barrier CMOS |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
FZDE | Discontinued |