CA2434292A1 - Information processing apparatus - Google Patents

Information processing apparatus Download PDF

Info

Publication number
CA2434292A1
CA2434292A1 CA002434292A CA2434292A CA2434292A1 CA 2434292 A1 CA2434292 A1 CA 2434292A1 CA 002434292 A CA002434292 A CA 002434292A CA 2434292 A CA2434292 A CA 2434292A CA 2434292 A1 CA2434292 A1 CA 2434292A1
Authority
CA
Canada
Prior art keywords
computer
processing apparatus
information processing
state
elements
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA002434292A
Other languages
French (fr)
Other versions
CA2434292C (en
Inventor
Shigeyuki Aino
Shigeo Yamazaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of CA2434292A1 publication Critical patent/CA2434292A1/en
Application granted granted Critical
Publication of CA2434292C publication Critical patent/CA2434292C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1658—Data re-synchronization of a redundant component, or initial sync of replacement, additional or spare unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1666—Error detection or correction of the data by redundancy in hardware where the redundant component is memory or memory area
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements

Abstract

An information processing apparatus includes first and second computer elements which execute the same instructions substantially simultaneously and which are substantially synchronized with each other. The first computer element includes first and second memory elements, which are written by the first and second computer elements, respectively, during a first state. The information processing apparatus has a control element which makes the first computer element read from the second memory element during a second state.
Alternatively, an information processing apparatus has the first and second computer elements, and first and second memory areas which are provided in the first computer element. The first and second memory areas are written by the first computer element and the second computer element, respectively, during a first state. A control element makes the first computer element read from the second memory area during a second state.
CA002434292A 2002-07-11 2003-07-04 Information processing apparatus Expired - Fee Related CA2434292C (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2002202558A JP3774826B2 (en) 2002-07-11 2002-07-11 Information processing device
JP202558/2002 2002-07-11

Publications (2)

Publication Number Publication Date
CA2434292A1 true CA2434292A1 (en) 2004-01-11
CA2434292C CA2434292C (en) 2006-11-14

Family

ID=29728500

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002434292A Expired - Fee Related CA2434292C (en) 2002-07-11 2003-07-04 Information processing apparatus

Country Status (10)

Country Link
US (1) US7418626B2 (en)
EP (1) EP1380951B1 (en)
JP (1) JP3774826B2 (en)
KR (1) KR100583214B1 (en)
CN (1) CN1269039C (en)
AU (1) AU2003212014A1 (en)
CA (1) CA2434292C (en)
DE (1) DE60300233T2 (en)
ES (1) ES2231750T3 (en)
TW (1) TWI224256B (en)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9213609B2 (en) * 2003-12-16 2015-12-15 Hewlett-Packard Development Company, L.P. Persistent memory device for backup process checkpoint states
US20050216552A1 (en) * 2004-03-24 2005-09-29 Samuel Fineberg Communication-link-attached persistent memory system
DE102004036261A1 (en) * 2004-07-26 2006-03-23 Siemens Ag Method and arrangement for synchronizing the memory contents between two redundant devices during operation
JP2006178636A (en) * 2004-12-21 2006-07-06 Nec Corp Fault tolerant computer and its control method
JP2006178550A (en) 2004-12-21 2006-07-06 Nec Corp Duplex synchronization system and method for operating duplex synchronization system
JP4831599B2 (en) 2005-06-28 2011-12-07 ルネサスエレクトロニクス株式会社 Processing equipment
US7496786B2 (en) * 2006-01-10 2009-02-24 Stratus Technologies Bermuda Ltd. Systems and methods for maintaining lock step operation
JP5153310B2 (en) * 2007-12-10 2013-02-27 株式会社日立製作所 Fault tolerant computer system, resynchronization operation processing method, and program
JP2010198131A (en) * 2009-02-23 2010-09-09 Renesas Electronics Corp Processor system and operation mode switching method for processor system
US9983953B2 (en) * 2012-12-20 2018-05-29 Intel Corporation Multiple computer system processing write data outside of checkpointing
US9811345B2 (en) * 2015-04-16 2017-11-07 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Utilizing computing resources under a disabled processor node without fully enabling the disabled processor node

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4823256A (en) * 1984-06-22 1989-04-18 American Telephone And Telegraph Company, At&T Bell Laboratories Reconfigurable dual processor system
CA2003338A1 (en) * 1987-11-09 1990-06-09 Richard W. Cutts, Jr. Synchronization of fault-tolerant computer system having multiple processors
US5287484A (en) * 1989-06-21 1994-02-15 Hitachi, Ltd. Multi-processor system for invalidating hierarchical cache
EP0411805B1 (en) 1989-08-01 1996-10-09 Digital Equipment Corporation Bulk memory transfer during resync
US5091847A (en) * 1989-10-03 1992-02-25 Grumman Aerospace Corporation Fault tolerant interface station
US5295258A (en) * 1989-12-22 1994-03-15 Tandem Computers Incorporated Fault-tolerant computer system with online recovery and reintegration of redundant components
JPH03219333A (en) 1990-01-24 1991-09-26 Nippon Signal Co Ltd:The Stand-by duplex system device
US5155845A (en) * 1990-06-15 1992-10-13 Storage Technology Corporation Data storage system for providing redundant copies of data on different disk drives
US5398331A (en) * 1992-07-08 1995-03-14 International Business Machines Corporation Shared storage controller for dual copy shared data
US5751932A (en) * 1992-12-17 1998-05-12 Tandem Computers Incorporated Fail-fast, fail-functional, fault-tolerant multiprocessor system
US6233702B1 (en) * 1992-12-17 2001-05-15 Compaq Computer Corporation Self-checked, lock step processor pairs
US5953742A (en) * 1996-07-01 1999-09-14 Sun Microsystems, Inc. Memory management in fault tolerant computer systems utilizing a first and second recording mechanism and a reintegration mechanism
US5903717A (en) * 1997-04-02 1999-05-11 General Dynamics Information Systems, Inc. Fault tolerant computer system
KR100258079B1 (en) * 1997-12-17 2000-06-01 이계철 The duplicated device by extention of memory bus in a tightly coupled fault tolerance system
US6138198A (en) * 1998-06-15 2000-10-24 Sun Microsystems, Inc. Processor bridge with dissimilar data registers which is operable to disregard data differences for dissimilar data write accesses
DE19836347C2 (en) * 1998-08-11 2001-11-15 Ericsson Telefon Ab L M Fault-tolerant computer system
CA2369932A1 (en) 1999-04-05 2000-10-12 Marathon Technologies Corporation Background synchronization for fault-tolerant systems
GB2369692B (en) 2000-11-29 2002-10-16 Sun Microsystems Inc Processor state reintegration
US7003691B2 (en) * 2002-06-28 2006-02-21 Hewlett-Packard Development Company, L.P. Method and apparatus for seeding differences in lock-stepped processors
US7178088B2 (en) * 2002-11-18 2007-02-13 Matsushita Electric Industrial Co., Ltd. Method and circuit for error correction, error correction encoding, data reproduction, or data recording
JP2006178636A (en) * 2004-12-21 2006-07-06 Nec Corp Fault tolerant computer and its control method
US20060150010A1 (en) * 2005-01-03 2006-07-06 Stiffler Jack J Memory-controller-embedded apparatus and procedure for achieving system-directed checkpointing without operating-system kernel support
US7444541B2 (en) * 2006-06-30 2008-10-28 Seagate Technology Llc Failover and failback of write cache data in dual active controllers

Also Published As

Publication number Publication date
AU2003212014A1 (en) 2004-01-29
KR100583214B1 (en) 2006-05-24
DE60300233D1 (en) 2005-01-27
DE60300233T2 (en) 2005-12-29
JP3774826B2 (en) 2006-05-17
CN1472649A (en) 2004-02-04
JP2004046507A (en) 2004-02-12
TWI224256B (en) 2004-11-21
US20040153750A1 (en) 2004-08-05
US7418626B2 (en) 2008-08-26
CA2434292C (en) 2006-11-14
TW200404200A (en) 2004-03-16
EP1380951B1 (en) 2004-12-22
KR20040007310A (en) 2004-01-24
EP1380951A1 (en) 2004-01-14
ES2231750T3 (en) 2005-05-16
CN1269039C (en) 2006-08-09

Similar Documents

Publication Publication Date Title
WO2006055497A3 (en) Command controlling different operations in different chips
AU2002252593A1 (en) Data restore in thyristor-based memory
EP1246191A3 (en) Magnetic memory device
EP1519275A4 (en) Information storage device, memory access control method, and computer program
WO2001050247A3 (en) Memory shared between processing threads
EP1519276A4 (en) Information storage device, memory access control system and method, and computer program
AU2003267825A1 (en) Peripheral device, information processing method, and control program
CA2352024A1 (en) Extendable software interface for a mobile device
DE69609974T2 (en) COMPUTER SYSTEM WITH TWO DISPLAY UNITS THAT DISPLAY DIFFERENT DISPLAY IMAGES
AU2001241669A1 (en) Workflow system and builder offers image script tools on input data type
AU2002331751A1 (en) A software controlled content addressable memory in a general purpose execution datapath
EP1365600A3 (en) Image processing system, projector, information storage medium and image processing method
WO2007067655A3 (en) Smart card control of medical devices
CA2369108A1 (en) Handling a request for information provided by a network site
CA2434292A1 (en) Information processing apparatus
AU2002238325A1 (en) Data processing apparatus and system and method for controlling memory access
AU2003235110A1 (en) Magnetoresistive element, manufacturing method thereof, magnetic head, magnetic memory, and magnetic recording device using the same
CA2274189A1 (en) Three-dimensionally designed display radar
WO2003093980A3 (en) Apparatus and method for fetching data from memory
AU2573200A (en) Semiconductor ic, information processing method, information processing device, and program storage medium
WO2003042849A3 (en) Method and apparatus for read launch optimizations in memory interconnect
WO2007078552A3 (en) Computer architecture for providing physical separation of computing processes
EP1526461A4 (en) Program, information processing method and device, and data structure
EP1486984A4 (en) Data storage circuit, data write method in the data storage circuit, and data storage device
AU2003299516A1 (en) Combined image providing system, combined image creation program, information processing device, and data carrier

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed