CA2480222A1 - Selectable clocking architecture - Google Patents
Selectable clocking architecture Download PDFInfo
- Publication number
- CA2480222A1 CA2480222A1 CA002480222A CA2480222A CA2480222A1 CA 2480222 A1 CA2480222 A1 CA 2480222A1 CA 002480222 A CA002480222 A CA 002480222A CA 2480222 A CA2480222 A CA 2480222A CA 2480222 A1 CA2480222 A1 CA 2480222A1
- Authority
- CA
- Canada
- Prior art keywords
- clock
- synchronize
- clocking architecture
- synchronized
- operational mode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M9/00—Parallel/series conversion or vice versa
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/05—Electric or magnetic storage of signals before transmitting or retransmitting for changing the transmission rate
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Theoretical Computer Science (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Electric Clocks (AREA)
- Optical Communication System (AREA)
- Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
- Two-Way Televisions, Distribution Of Moving Picture Or The Like (AREA)
- Medicines Containing Material From Animals Or Micro-Organisms (AREA)
- Jellies, Jams, And Syrups (AREA)
Abstract
A technique includes providing a first clock signal to a parallel-to-serial data conversion circuit (54) and providing a second clock signal to a memory (52) storing data for conversion by the conversion circuit. One of the first and second clock signals is selectively synchronized to a reference clock signal. The other clock is synchronized to said first or second clock. The synchronization circuit can be selectively place in a first operational mode, to synchronize the first clock to the reference clock or in a second operational mode, to synchronize the second clock to the reference clock.
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/117,702 US6925575B2 (en) | 2002-04-05 | 2002-04-05 | Selectable clocking synchronization of a parallel-to-serial converter and memory |
| US10/117,702 | 2002-04-05 | ||
| PCT/US2003/009627 WO2003088500A1 (en) | 2002-04-05 | 2003-03-27 | Selectable clocking architecture |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2480222A1 true CA2480222A1 (en) | 2003-10-23 |
| CA2480222C CA2480222C (en) | 2007-11-13 |
Family
ID=28674262
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002480222A Expired - Fee Related CA2480222C (en) | 2002-04-05 | 2003-03-27 | Selectable clocking architecture |
Country Status (10)
| Country | Link |
|---|---|
| US (1) | US6925575B2 (en) |
| EP (1) | EP1493233B1 (en) |
| JP (1) | JP4156529B2 (en) |
| CN (1) | CN1659786A (en) |
| AT (1) | ATE344550T1 (en) |
| AU (1) | AU2003226122A1 (en) |
| CA (1) | CA2480222C (en) |
| DE (1) | DE60309459T2 (en) |
| TW (1) | TWI223506B (en) |
| WO (1) | WO2003088500A1 (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7151813B2 (en) | 2002-07-17 | 2006-12-19 | Intel Corporation | Techniques to reduce transmitted jitter |
| US8699886B2 (en) * | 2005-11-23 | 2014-04-15 | Ciena Corporation | Externally synchronized optical transport network systems and associated methods |
| US7656323B2 (en) * | 2007-05-31 | 2010-02-02 | Altera Corporation | Apparatus for all-digital serializer-de-serializer and associated methods |
| US8406258B1 (en) * | 2010-04-01 | 2013-03-26 | Altera Corporation | Apparatus and methods for low-jitter transceiver clocking |
| CN103051440B (en) * | 2012-12-21 | 2015-09-30 | 北京邮电大学 | The signal conversion of a kind of 16:66 road and parallel synchronous detection method |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5369376A (en) * | 1991-11-29 | 1994-11-29 | Standard Microsystems, Inc. | Programmable phase locked loop circuit and method of programming same |
| FR2693860B1 (en) * | 1992-07-20 | 1994-09-09 | Majos Jacques | Parallel-to-serial converter. |
| US5319339A (en) * | 1993-03-08 | 1994-06-07 | The United States Of America As Represented By The Secretary Of The Army | Tubular structure having transverse magnetic field with gradient |
| US5563594A (en) * | 1994-08-31 | 1996-10-08 | Motorola | Circuit and method of timing data transfers |
| US5896391A (en) * | 1996-12-19 | 1999-04-20 | Northern Telecom Limited | Forward error correction assisted receiver optimization |
| US6188286B1 (en) * | 1999-03-30 | 2001-02-13 | Infineon Technologies North America Corp. | Method and system for synchronizing multiple subsystems using one voltage-controlled oscillator |
| JP2001007698A (en) * | 1999-06-25 | 2001-01-12 | Mitsubishi Electric Corp | Data pll circuit |
| JP2001056939A (en) * | 1999-08-19 | 2001-02-27 | Sony Corp | Information reproducing device and method |
| JP4094851B2 (en) * | 2000-01-17 | 2008-06-04 | 富士通株式会社 | PLL circuit |
| US6690240B2 (en) * | 2002-01-10 | 2004-02-10 | Cirrus Logic, Inc. | Low-jitter loop filter for a phase-locked loop system |
-
2002
- 2002-04-05 US US10/117,702 patent/US6925575B2/en not_active Expired - Lifetime
-
2003
- 2003-03-19 TW TW092106090A patent/TWI223506B/en not_active IP Right Cessation
- 2003-03-27 JP JP2003585299A patent/JP4156529B2/en not_active Expired - Fee Related
- 2003-03-27 DE DE60309459T patent/DE60309459T2/en not_active Expired - Lifetime
- 2003-03-27 CN CN03812817.9A patent/CN1659786A/en active Pending
- 2003-03-27 AU AU2003226122A patent/AU2003226122A1/en not_active Abandoned
- 2003-03-27 WO PCT/US2003/009627 patent/WO2003088500A1/en active IP Right Grant
- 2003-03-27 EP EP03746561A patent/EP1493233B1/en not_active Expired - Lifetime
- 2003-03-27 AT AT03746561T patent/ATE344550T1/en not_active IP Right Cessation
- 2003-03-27 CA CA002480222A patent/CA2480222C/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| TWI223506B (en) | 2004-11-01 |
| AU2003226122A1 (en) | 2003-10-27 |
| WO2003088500A1 (en) | 2003-10-23 |
| TW200306086A (en) | 2003-11-01 |
| CA2480222C (en) | 2007-11-13 |
| DE60309459T2 (en) | 2007-08-30 |
| US6925575B2 (en) | 2005-08-02 |
| JP4156529B2 (en) | 2008-09-24 |
| JP2005522799A (en) | 2005-07-28 |
| DE60309459D1 (en) | 2006-12-14 |
| EP1493233A1 (en) | 2005-01-05 |
| CN1659786A (en) | 2005-08-24 |
| US20030190003A1 (en) | 2003-10-09 |
| EP1493233B1 (en) | 2006-11-02 |
| ATE344550T1 (en) | 2006-11-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2003039061A3 (en) | Clock domain crossing fifo | |
| WO2005041142A3 (en) | A location system for associating a first signal with a second signal | |
| EP1381053A3 (en) | Device and method for selecting power down exit | |
| EP0618585A3 (en) | Semiconductor memory device synchronous with external clock signal for outputting data bits through a small number of data lines. | |
| ATE444555T1 (en) | FIXED PHASE CLOCK AND STROBE SIGNALS IN CONQUERED CHIPS | |
| AU3194599A (en) | Agp/ddr interfaces for full swing and reduced swing (sstl) signals on an integrated circuit chip | |
| TW353176B (en) | A semiconductor device capable of holding signals independent of the pulse width of an external clock and a computer system including the semiconductor | |
| WO2000078037A3 (en) | System and method for synchronizing, storing and accurately reproducing video signals | |
| CA2106271A1 (en) | Single and multistage stage fifo designs for data transfer synchronizers | |
| WO2004038918A3 (en) | Method and device for generating a clock signal with predetermined clock signal properties | |
| EP1271284A3 (en) | Timing signal generating system | |
| TW200511314A (en) | Synchronous memory device having advanced data align circuit | |
| AU2002230357A1 (en) | Seamless clock | |
| TW351811B (en) | Synchronized semiconductor memory device (3) | |
| WO2000004645A1 (en) | De-interleave circuit | |
| CA2480222A1 (en) | Selectable clocking architecture | |
| WO2002097990A3 (en) | Ultra low jitter clock generation device and method for storage device | |
| AU2002256434A1 (en) | Clock recovery circuit | |
| AU6514100A (en) | Multiple data rate memory | |
| CA2330012A1 (en) | Hub port without jitter transfer | |
| AU2002367038A1 (en) | Information exchange between locally synchronous circuits | |
| TWI263220B (en) | Semiconductor memory device including internal clock doubler | |
| AU2003270084A1 (en) | Techniques to regenerate a clock signal | |
| TW430803B (en) | Clock synchronous memory | |
| TW200507460A (en) | Delay-locked loop (DLL) capable of directly receiving external clock signals |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKLA | Lapsed |
Effective date: 20140327 |