CA934070A - Monolithic semiconductor circuit for a logic circuit concept of high packing density - Google Patents

Monolithic semiconductor circuit for a logic circuit concept of high packing density

Info

Publication number
CA934070A
CA934070A CA112044A CA112044A CA934070A CA 934070 A CA934070 A CA 934070A CA 112044 A CA112044 A CA 112044A CA 112044 A CA112044 A CA 112044A CA 934070 A CA934070 A CA 934070A
Authority
CA
Canada
Prior art keywords
packing density
high packing
monolithic semiconductor
concept
logic circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA112044A
Other versions
CA112044S (en
Inventor
H. Berger Horst
K. Wiedmann Siegfried
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of CA934070A publication Critical patent/CA934070A/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/082—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using bipolar transistors
    • H03K19/091—Integrated injection logic or merged transistor logic
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/411—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using bipolar transistors only
    • G11C11/4113—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using bipolar transistors only with at least one cell access to base or collector of at least one of said transistors, e.g. via access diodes, access transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0214—Particular design considerations for integrated circuits for internal polarisation, e.g. I2L
    • H01L27/0229—Particular design considerations for integrated circuits for internal polarisation, e.g. I2L of bipolar structures
    • H01L27/0233—Integrated injection logic structures [I2L]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/082—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including bipolar components only
    • H01L27/0821—Combination of lateral and vertical transistors only
CA112044A 1970-05-05 1971-05-04 Monolithic semiconductor circuit for a logic circuit concept of high packing density Expired CA934070A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE2021824A DE2021824C3 (en) 1970-05-05 1970-05-05 Monolithic semiconductor circuit

Publications (1)

Publication Number Publication Date
CA934070A true CA934070A (en) 1973-09-18

Family

ID=5770218

Family Applications (1)

Application Number Title Priority Date Filing Date
CA112044A Expired CA934070A (en) 1970-05-05 1971-05-04 Monolithic semiconductor circuit for a logic circuit concept of high packing density

Country Status (12)

Country Link
US (1) US3736477A (en)
JP (3) JPS4935030B1 (en)
BE (1) BE764990A (en)
BR (1) BR7102168D0 (en)
CA (1) CA934070A (en)
CH (1) CH520407A (en)
DE (1) DE2021824C3 (en)
ES (1) ES390380A1 (en)
FR (1) FR2088338B1 (en)
GB (1) GB1284257A (en)
NL (1) NL174894C (en)
SE (1) SE358052B (en)

Families Citing this family (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7107040A (en) * 1971-05-22 1972-11-24
DE2212168C2 (en) * 1972-03-14 1982-10-21 Ibm Deutschland Gmbh, 7000 Stuttgart Monolithically integrated semiconductor device
DE2262297C2 (en) * 1972-12-20 1985-11-28 Ibm Deutschland Gmbh, 7000 Stuttgart Monolithically integrable, logically linkable semiconductor circuit arrangement with I → 2 → L structure
JPS5017180A (en) * 1973-06-13 1975-02-22
US3866066A (en) * 1973-07-16 1975-02-11 Bell Telephone Labor Inc Power supply distribution for integrated circuits
FR2244262B1 (en) * 1973-09-13 1978-09-29 Radiotechnique Compelec
DE2356301C3 (en) * 1973-11-10 1982-03-11 Ibm Deutschland Gmbh, 7000 Stuttgart Monolithically integrated logic circuit
US3986199A (en) * 1974-02-19 1976-10-12 Texas Instruments Incorporated Bipolar logic having graded power
GB1507061A (en) * 1974-03-26 1978-04-12 Signetics Corp Semiconductors
US3978515A (en) * 1974-04-26 1976-08-31 Bell Telephone Laboratories, Incorporated Integrated injection logic using oxide isolation
JPS5253464Y2 (en) * 1974-05-14 1977-12-05
JPS5346626B2 (en) * 1974-05-15 1978-12-15
US4065680A (en) * 1974-07-11 1977-12-27 Signetics Corporation Collector-up logic transmission gates
US3913213A (en) * 1974-08-02 1975-10-21 Trw Inc Integrated circuit transistor switch
US4199775A (en) * 1974-09-03 1980-04-22 Bell Telephone Laboratories, Incorporated Integrated circuit and method for fabrication thereof
DE2442716C3 (en) * 1974-09-06 1984-06-20 Deutsche Itt Industries Gmbh, 7800 Freiburg Monolithically integrated NOR gate
JPS5140268U (en) * 1974-09-19 1976-03-25
US3947865A (en) * 1974-10-07 1976-03-30 Signetics Corporation Collector-up semiconductor circuit structure for binary logic
NL7413264A (en) * 1974-10-09 1976-04-13 Philips Nv INTEGRATED CIRCUIT.
US3962717A (en) * 1974-10-29 1976-06-08 Fairchild Camera And Instrument Corporation Oxide isolated integrated injection logic with selective guard ring
US3982266A (en) * 1974-12-09 1976-09-21 Texas Instruments Incorporated Integrated injection logic having high inverse current gain
JPS587066B2 (en) * 1974-12-23 1983-02-08 株式会社東芝 semiconductor equipment
US4054900A (en) * 1974-12-27 1977-10-18 Tokyo Shibaura Electric Co., Ltd. I.I.L. with region connecting base of double diffused injector to substrate/emitter of switching transistor
DE2509530C2 (en) * 1975-03-05 1985-05-23 Ibm Deutschland Gmbh, 7000 Stuttgart Semiconductor arrangement for the basic building blocks of a highly integrable logic semiconductor circuit concept based on multiple collector reversing transistors
US4081822A (en) * 1975-06-30 1978-03-28 Signetics Corporation Threshold integrated injection logic
DE2530288C3 (en) * 1975-07-07 1982-02-18 Siemens AG, 1000 Berlin und 8000 München Inverter in integrated injection logic
DE2554426C3 (en) * 1975-12-03 1979-06-21 Siemens Ag, 1000 Berlin Und 8000 Muenchen Process for generating a locally high inverse current gain in a planar transistor and an inversely operated transistor produced according to this process
US4084174A (en) * 1976-02-12 1978-04-11 Fairchild Camera And Instrument Corporation Graduated multiple collector structure for inverted vertical bipolar transistors
DE2612666C2 (en) * 1976-03-25 1982-11-18 Ibm Deutschland Gmbh, 7000 Stuttgart Integrated, inverting logic circuit
US4163244A (en) * 1977-10-28 1979-07-31 General Electric Company Symmetrical integrated injection logic circuit
JPS54127146U (en) * 1978-02-25 1979-09-05
DE2855866C3 (en) * 1978-12-22 1981-10-29 Ibm Deutschland Gmbh, 7000 Stuttgart Method and circuit arrangement for operating an integrated semiconductor memory
DE2926094A1 (en) * 1979-06-28 1981-01-08 Ibm Deutschland METHOD AND CIRCUIT ARRANGEMENT FOR DISCHARGING BIT LINE CAPACITIES OF AN INTEGRATED SEMICONDUCTOR MEMORY
DE2926050C2 (en) * 1979-06-28 1981-10-01 Ibm Deutschland Gmbh, 7000 Stuttgart Method and circuit arrangement for reading and / or writing an integrated semiconductor memory with memory cells using MTL technology
US4338622A (en) * 1979-06-29 1982-07-06 International Business Machines Corporation Self-aligned semiconductor circuits and process therefor
DE2926514A1 (en) * 1979-06-30 1981-01-15 Ibm Deutschland ELECTRICAL MEMORY ARRANGEMENT AND METHOD FOR THEIR OPERATION
DE2929384C2 (en) * 1979-07-20 1981-07-30 Ibm Deutschland Gmbh, 7000 Stuttgart Reloading circuit for a semiconductor memory
DE2943565C2 (en) * 1979-10-29 1981-11-12 Ibm Deutschland Gmbh, 7000 Stuttgart Memory cell simulation for reference voltage generation for semiconductor memories in MTL technology
FR2469049A1 (en) * 1979-10-30 1981-05-08 Ibm France CIRCUIT COMPRISING AT LEAST TWO SEMICONDUCTOR DEVICES IN MTL TECHNOLOGY HAVING DIFFERENT RISE TIMES AND LOGIC CIRCUITS DERIVATIVE
DE2944141A1 (en) * 1979-11-02 1981-05-14 Ibm Deutschland Gmbh, 7000 Stuttgart MONOLITHICALLY INTEGRATED STORAGE ARRANGEMENT
DE2951945A1 (en) * 1979-12-22 1981-07-02 Ibm Deutschland Gmbh, 7000 Stuttgart CIRCUIT ARRANGEMENT FOR CAPACITIVE READING SIGNAL AMPLIFICATION IN AN INTEGRATED SEMICONDUCTOR STORAGE WITH AN INTEGRATED SEMICONDUCTOR STORAGE WITH STORAGE CELLS IN MTL TECHNOLOGY
US4302823A (en) * 1979-12-27 1981-11-24 International Business Machines Corp. Differential charge sensing system
US4346343A (en) * 1980-05-16 1982-08-24 International Business Machines Corporation Power control means for eliminating circuit to circuit delay differences and providing a desired circuit delay
US4383216A (en) * 1981-01-29 1983-05-10 International Business Machines Corporation AC Measurement means for use with power control means for eliminating circuit to circuit delay differences
JPS6058252A (en) * 1983-09-07 1985-04-04 Agency Of Ind Science & Technol Classifying method
DE3483265D1 (en) * 1984-06-25 1990-10-25 Ibm MTL STORAGE CELL WITH INHERENT MULTIPLE CAPABILITY.
US5068702A (en) * 1986-03-31 1991-11-26 Exar Corporation Programmable transistor
EP0246371B1 (en) * 1986-05-22 1991-01-09 International Business Machines Corporation Integrated injection logic output circuit
US5021856A (en) * 1989-03-15 1991-06-04 Plessey Overseas Limited Universal cell for bipolar NPN and PNP transistors and resistive elements

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3205373A (en) * 1962-09-26 1965-09-07 Int Standard Electric Corp Direct coupled semiconductor solid state circuit having complementary symmetry
US3238384A (en) * 1963-07-31 1966-03-01 Dwight C Lewis Two terminal triggering circuit comprising complementary transistors with one transistor having emitter operating as collector
US3401319A (en) * 1966-03-08 1968-09-10 Gen Micro Electronics Inc Integrated latch circuit
FR1594824A (en) * 1967-12-18 1970-06-08
DE1764241C3 (en) * 1968-04-30 1978-09-07 Ibm Deutschland Gmbh, 7000 Stuttgart Monolithically integrated semiconductor circuit

Also Published As

Publication number Publication date
JPS5148033B1 (en) 1976-12-18
JPS4935030B1 (en) 1974-09-19
BR7102168D0 (en) 1973-02-27
NL174894C (en) 1984-08-16
BE764990A (en) 1971-08-16
ES390380A1 (en) 1973-06-01
DE2021824B2 (en) 1976-01-15
JPS528669B1 (en) 1977-03-10
SE358052B (en) 1973-07-16
DE2021824A1 (en) 1971-11-25
DE2021824C3 (en) 1980-08-14
NL174894B (en) 1984-03-16
GB1284257A (en) 1972-08-02
FR2088338A1 (en) 1972-01-07
CH520407A (en) 1972-03-15
FR2088338B1 (en) 1974-03-08
NL7106117A (en) 1971-11-09
US3736477A (en) 1973-05-29

Similar Documents

Publication Publication Date Title
CA934070A (en) Monolithic semiconductor circuit for a logic circuit concept of high packing density
CA939830A (en) Packaging of semiconductor devices
CA926036A (en) Fabrication of semiconductor devices
ZA728262B (en) Cooling component for a stack of semiconductor components
CA937337A (en) Fabrication of semiconductor devices
CA984969A (en) Circuit for improving operation of semiconductor memory
CA922818A (en) Stacked arrangements of semiconductor bodies
CA920720A (en) Fabrication of semiconductor devices
CA936614A (en) Integrated semiconductor circuit for data storage
CA934483A (en) Fabrication of complementary semiconductor devices
CA851386A (en) Semiconductor monolithic microcircuits
CA799093A (en) Semiconductor thyristor of pnpn type
CA920266A (en) Semiconductor circuit for phase comparison
CA832687A (en) Semiconductor package
AU440271B2 (en) Method of producing a semiconductor arrangement
AU431328B2 (en) Method of producing a semiconductor arrangement
AU436162B2 (en) Method of producing a semiconductor arrangement
AU432180B2 (en) Method of producing a semiconductor arrangement
AU400366B2 (en) Encapsulation of semiconductor bodies
AU452767B2 (en) Fabrication of semiconductor devices
AU458873B2 (en) Fabrication of semiconductor devices
AU448441B2 (en) Semiconductor logical circuits
CA857545A (en) Fabrication of semiconductor integrated circuits
CA844152A (en) Semiconductor time delay circuits
CA934071A (en) Monolithic semiconductor memory