CN100380637C - 布线板及使用该板的半导体封装 - Google Patents
布线板及使用该板的半导体封装 Download PDFInfo
- Publication number
- CN100380637C CN100380637C CNB200510070096XA CN200510070096A CN100380637C CN 100380637 C CN100380637 C CN 100380637C CN B200510070096X A CNB200510070096X A CN B200510070096XA CN 200510070096 A CN200510070096 A CN 200510070096A CN 100380637 C CN100380637 C CN 100380637C
- Authority
- CN
- China
- Prior art keywords
- wiring
- insulating film
- bottom insulating
- wiring plate
- hole
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4857—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/145—Organic substrates, e.g. plastic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0313—Organic insulating material
- H05K1/0353—Organic insulating material consisting of two or more materials, e.g. two or more polymers, polymer + filler, + reinforcement
- H05K1/0366—Organic insulating material consisting of two or more materials, e.g. two or more polymers, polymer + filler, + reinforcement reinforced, e.g. by fibres, fabrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/3201—Structure
- H01L2224/32012—Structure relative to the bonding area, e.g. bond pad
- H01L2224/32014—Structure relative to the bonding area, e.g. bond pad the layer connector being smaller than the bonding area, e.g. bond pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
- H01L2224/83102—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus using surface energy, e.g. capillary forces
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
- H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
- H01L2225/06586—Housing with external bump or bump-like connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01087—Francium [Fr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0364—Conductor shape
- H05K2201/0376—Flush conductors, i.e. flush with the surface of the printed circuit
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/06—Thermal details
- H05K2201/068—Thermal details wherein the coefficient of thermal expansion is important
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
- H05K2203/0703—Plating
- H05K2203/0733—Method for plating stud vias, i.e. massive vias formed by plating the bottom of a hole without plating on the walls
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/20—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern
- H05K3/205—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern using a pattern electroplated or electroformed on a metallic carrier
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/423—Plated through-holes or plated via connections characterised by electroplating method
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
一种布线板具有底部绝缘膜。底部绝缘膜的厚度为20μm至100μm,并由玻变温度为150℃或更高的耐热树脂组成,所述树脂包含由玻璃或芳族聚酰胺制成的增强纤维,并且在T℃温度下的弹性模数表示为DT(GPa),且T℃温度下抗断强度表示为HT(MPa)时,具有下述物理性质(1)到(6),(1)沿厚度方向的热膨胀系数为90ppm/K或以下(2)D23≥5(3)D150≥2.5(4)(D-65/D150)≤3.0(5)H23≥140(6)(H-65/H150)≤2.3。
Description
技术领域
本发明涉及适用于半导体封装和模块的布线板,并涉及使用该布线板的半导体封装。具体而言,本发明涉及一种可高密度地包含诸如半导体器件之类的多种部件的布线板,以及高速且具有改善之可靠性地驱动这些器件,并涉及一种使用该布线板的半导体封装。
背景技术
近年来,随着半导体器件接线端数量的增多,间距缩小以及操作速度增大,趋向于使装置具有更高性能和更多的功能,不断增长有关实现更高密度精细布线和更高速度操作,并设有半导体器件的用于封装的布线板的需求。一种广泛使用的封装用的常规布线板,为作为一类多层印刷布线板的组合印刷板。
图1所示的剖面图表示一种常规的组合印刷板。如图1所示,这种常规的组合板设有由玻璃环氧化物制成的底芯基板73,并在底芯基板73中钻有直径约为300μm的穿透通孔71。在底芯基板73的两侧上形成导体布线72,并且设置层间绝缘膜75,用以覆盖导体布线72。在层间绝缘膜75中形成通孔74,与导体布线72相连,并在层间绝缘膜75的表面上设置导体布线76,用以通过通孔74与导体布线72相连。根据需要,通过在导体布线76上另外重复设置其中形成有通孔的层间绝缘膜和导体布线,可使印刷板具有多层布线结构。
不过,这种组合印刷板由于使用玻璃环氧树脂印刷板作为底芯基板73,耐热性不够充分,从而存在底芯基板73发生变形的问题,比如会因用来形成层间绝缘膜75时所进行的热处理,会造成收缩、翘曲和发生波纹状。结果,在通过将导体层(未示出)构图而形成导体布线76的过程中,就存在抗蚀剂曝光梯度,曝光位置精度也明显下降,从而难以在层间绝缘膜75上形成高密度和精细布线图案。另外,必须在导体布线72与穿透通孔71的连接处设置台阶部分,以牢固地连接它们。即使在具有层间绝缘膜75和导体布线76的组合层上设计高速操作的布线,由于存在台阶部分,很难控制阻抗,并且回线电感较高。由此,整个组合印刷板的操作速度降低,带来难以提供高速操作的问题。
为了解决组合印刷板的穿透通孔所导致的这些问题,例如在日本专利出版未审公开No.2000-269647和参考书目“Proceedings For The EleventhMicroelectronics Symposium,pp.131-134”中描述了一种用于形成印刷板的方法,取代在玻璃环氧基板中钻出穿透通孔的方法。
图2A至2C所示剖面图依制造步骤顺序示出这种传统的印刷板。首先,如图2A所示,制备预浸料坯82,在预浸料坯上形成预定的导体布线81。然后,利用激光加工在预浸料坯82中形成直径为150μm至200μm的通孔83。另外,如图2B所示,用导电糊84填充各通孔83。此外,如图2C所示,多次制造这种预浸料坯82,即具有用导电糊84填充的通孔83的预浸料坯82,然后将所制造的预浸料坯82层叠在一起。此时,导体布线81的台阶图案86与相邻预浸料坯的通孔83相连,这样就能制得没有穿透通孔的印刷板85。
但在这种传统技术中,层叠预浸料坯82时的位置精度较低,带来难以使台阶图案86直径减小的问题。从而,难以实现高密度布线,并且对改进阻抗可控性效果及减小回线电感的效果都不够充分。此外,存在层叠后通孔连通的可靠性较差的问题。
为了解决这许多问题,本发明者研究出一种通过在诸如金属片的支撑结构上形成布线层,并随后去除支撑结构,从而制成布线板的方法。在日本专利出版未审公开No.2002-198462(P8-11及图17)中描述了这种方法。
图3A和3B所示的剖面图依制造步骤的顺序示出这种传统的布线板。首先,如图3A所示,制备由金属片等制成的支撑片91。在支撑片91上形成导体布线92,形成层间绝缘膜93以覆盖导体布线92,并在层间绝缘膜93中形成通孔94,与导体布线92连接。之后,在层间绝缘膜93上形成导体布线95。把导体布线95制成为,使得借助通孔94与导体布线92相连。通过按照需要重复形成层间绝缘膜93、通孔94和导体布线95的步骤,可实现多层布线。然后,如图3B所示,通过蚀刻去除部分支撑片91,露出导体布线92,并形成支撑结构96,由此制得布线板97。
与此同时,可以使用膜的强度为70MPa或更大、断裂后伸长百分比为5%或更大、玻变温度为150℃或更高,且热膨胀系数为60ppm或更小的绝缘材料制成的单层膜,或者使用弹性模数为10GPa或更大、热膨胀系数为30ppm或更小,且玻变温度为150℃或更高的绝缘材料制成的单层膜,作为层间绝缘膜93。
按照这种技术,由于布线板97没有穿透通孔,所以能够解决穿透通孔所引起的问题,能设计出高速传输。此外,由于使用耐高热金属片等作为支撑片91,不会发生诸如收缩、翘曲和波纹状的变形,这与使用玻璃环氧树脂基板的情形不同,可实现高密度精密布线。另外,通过如上所述确定层间绝缘膜93的机械性质,可获得具有高强度的布线板。
然而,这种传统技术具有下面所述的问题。由于缺少底芯基板,图3B所示的布线板97极其薄。但在开始制造时,通过有如上述那样确定层间绝缘膜93的机械性质,可使布线板97获得足够大的强度。
然而,布线板97通常设置有大面积半导体器件,以形成半导体封装,再将半导体封装安装到比如印刷板之类的装配板上。在操作过程中半导体器件会产生热,导致温度升高,并且在静态运用期间停止发热,导致温度降低。由此,在半导体器件操作过程中,由于半导体器件与装配板之间热膨胀系数的差异,就有热应力加于布线板97上。于是,在有如上述那样将半导体器件安装到布线板97上这样的状态下,重复地操作半导体器件时,热应力反复地加于布线板97,从而在布线板97的层间绝缘膜93等中有可能会发生破裂。由此,存在不能保证布线板和半导体封装所需的可靠性的问题。
发明内容
本发明的目的在于提供一种可靠的布线板,这种布线板能高密度地包含诸如半导体器件类的多种部件,并易于实现高速传输和高密度精密布线;还涉及一种使用该布线板的半导体封装。
本发明的布线板具有厚度为20μm至100μm的底部绝缘膜,在底部绝缘膜中形成通孔;形成在底部绝缘膜下表面上并与通孔连接的下布线;以及形成于底部绝缘膜上并通过通孔与下布线连接的上布线。由玻变温度为150℃或更高,且包含由玻璃或芳族聚酰胺制成的增强纤维的耐热树脂制成底部绝缘膜,并且在把T℃温度下的弹性模数表示为DT(GPa),温度T℃下的抗断强度表示为HT(MPa)时,具有下述物理性质(1)至(6)。
(1)沿厚度方向的热膨胀系数为90ppm/K或更小。
(2)D23≥5
(3)D150≥2.5
(4)(D-65/D150)≤3.0
(5)H23≥140
(6)(H-65/H150)≤2.3
对于通过比如在金属片的支撑元件上形成布线层,并随后去除支撑元件的布线板制造方法,本发明者已经注意到,重要的是充分保证抗断强度和弹性模数,以防止由于半导体器件的操作而反复地加给热负荷时,底部绝缘膜处发生破裂。并且本发明者已经递交了其中不发生破裂的布线板的制造方法的申请(日本专利申请No.2003-382418)。不过,通过进一步研究该方法,发现即使使用满足充分保证抗断强度和弹性模数的材料,即要求在23℃的温度条件下抗断强度为80MPa或更大,要求在-65℃的温度条件下抗断强度表示为a,而150℃温度下的抗断强度表示为b时,比值(a/b)为4.5或更小,并且要求-65℃温度下的弹性模数表示为c,150℃温度下的弹性模数表示为d时,(c/d)的值为4.7或更小,所得半导体器件的可靠性存在与其结构相关的差别。
作为对这些发现研究的结果,发现通过以新的方式形成由耐热树脂制成的绝缘膜,可获得具有更高可靠性的布线板,其中该耐热树脂具有150℃或更高的玻变温度,包含由玻璃或芳族聚酰胺制成的增强纤维,满足对抗断强度和弹性模数的要求,并且沿厚度方向热膨胀系数为90ppm/K或更小。此外,还发现了对于抗断强度和弹性模数的最佳要求。
如上所述,通过检测由玻变温度为150℃或更大、包含由玻璃或芳族聚酰胺制成的已知增强纤维的耐热树脂制成的材料,比如日本专利申请No.2003-382418中披露的由Ajinomoto Fine Techno有限公司制造的材料(商标名为ABF-GX-1031)和Shin-Kobe Electric Machinery有限公司制造的EA-541(商标名),对于厚度方向的热膨胀系数,发现所有这些材料在厚度方向具有90ppm/K或更大的热膨胀系数。对于这些材料,发现当在上面安装了半导体器件的电极衬垫下面紧接着形成通孔,从而用于布线板安装的焊料球紧挨着设置在通孔下面时,在通孔接合点处会发生断开故障,从而发现,与具有本发明实现的物理性质的底部绝缘膜材料相比,这些材料的可靠性较差。
相反,通过使用具有本发明所实现的物理性质的绝缘膜,可减小厚度方向的应变压力。由此,在通孔紧挨着形成在安装了半导体的电极衬垫下面的状态下,从而用于板安装的焊料球紧挨着形成在通孔下面时,当由于半导体器件的操作反复地加给热负荷时,可以防止通孔接合处发生断开故障,从而可以获得更为可靠的半导体封装。
此外,进一步说明其他物理性质的最佳数值。即当把T℃温度下的弹性模数表示为DT(GPa),并且T℃温度下的抗断强度表示为HT(MPa)时,得到下述不等式。
D23≥5:在半导体封装组装期间,数值小于5的底部绝缘膜的可转移性差,从而,使薄膜不具有实用性。
D150≥2.5:数值小于2.5的底部绝缘膜的布线粘接性不够大,从而薄膜不具有实用性。为了满足该不等式,必须注入具有玻变温度至少为150℃的耐热树脂的增强纤维。
(D-65/D150)≤3.0:当该数值较大时,低温以及高温下的弹性模数改变较大。数值大于3.0的底部绝缘膜,由于在半导体封装组装过程中反复加热和冷却而将应变应力加给布线板,半导体封装本身会发生翘曲,从而薄膜不具有实用性。
H23≥140:在20μm厚布线板的半导体封装组装过程中,数值小于140的底部绝缘膜不易于处理,从而薄膜不具有实用性。
(H-65/H150)≤2.3:当该数值较大时,低温以及高温下的抗断强度改变较大。高温下,数值大于2.3的底部绝缘膜的机械强度特别差,从而在半导体封装的组装,如布线粘接步骤中,底部绝缘膜会发生轻微断裂,从而薄膜不具有实用性。
于是发现,仅在将这些因素都考虑在内时,才可能获得可靠的布线板。
当树脂,也即玻变温度为150℃或更高,特别是其厚度方向的热膨胀系数约为60ppm/K的树脂,包含由其厚度方向的热膨胀系数约为100ppm/K的玻璃或芳族聚酰胺制成的增强纤维时,可将其厚度方向的热膨胀系数调节成最佳数值,同时保持弹性模数和抗断强度最佳。
与此同时,当增强纤维的直径为10μm或更小时,不仅通过使用二氧化碳激光器,而且还通过使用具有短波长的UV-YAG激光器,可在底部绝缘膜中形成具有合适形状的更细通孔。
按照本发明的布线板,可以具有一个或多个布线结构层。每个所述布线结构层具有:处于所述底部绝缘膜与所述上布线之间、通过所述通孔与所述下布线连接的中间布线;以及覆盖所述中间布线形成的中间绝缘膜,在其中形成连接所述中间布线与所述上布线的另一通孔。从而,可实现所需的高密度布线板。
另外,在这些布线板中,在底部绝缘膜的下表面上形成凹入部分,为的是提高使用焊料窄间距地安装具有衬垫的半导体装置时的位置精度,所述半导体器件通过使用焊料具有窄间距的衬垫,最好将下布线嵌入凹入部分中,且下布线的下表面高于底部绝缘膜的下表面0.5μm至10μm。
另外,当使底部绝缘膜的下表面与下布线的下表面共面时,在通过使用金突起等窄间距地安装具有衬垫的半导体装置的步骤中,可以获得用作位置偏离的余量,从而在提高连接可靠性方面是优越的。
此外,布线板可具有保护膜,这形成在底部绝缘膜下面,覆盖一部分下布线,并露出其余下布线。而且,布线板可具有阻焊层,它覆盖一部分上布线,并露出其余的上布线。从而,易于通过印刷等将焊料形成在布线板上,并且进一步在以非常窄的间距安装具有衬垫的半导体器件时,形成于半导体器件上的诸如焊料和金的金属突起,通过熔化可与形成在布线板上的焊料相连,从而可获得突起连接的可靠性突出的半导体封装。
通过将半导体器件与下布线或上布线相连,可制造出使用上述布线板的半导体封装。此外,可设置连接触点,以便连接比如电路板的外部装置。
通过使用具有较小温度依赖性之机械性质的绝缘膜作为底部绝缘膜,本发明可提供能实现高速传输和高密度精细布线的布线板,当通过驱动所安装的半导体器件而反复地加给热负荷时,不会在底部绝缘膜、焊料球等处产生断裂,并且通孔连接具有卓越的可靠性。
附图说明
图1是表示一种传统组合基板的剖面图;
图2A至2C是依形成步骤的顺序表示一种传统制造印刷板方法的剖面图;
图3A和图3B是依制造步骤的顺序表示另一种传统的制造布线板方法的剖面图;
图4是表示本发明第一实施例布线板的剖面图;
图5是表示第一实施例半导体封装的剖面图;
图6是表示第一实施例的一种改型的半导体封装的剖面图;
图7是表示本发明第二实施例布线板的剖面图;
图8是表示第二实施例半导体封装的剖面图;
图9A至9C是依制造步骤的顺序表示本发明第三实施例布线板的制造方法和结构的剖面图;
图10是表示本发明第四实施例布线板的剖面图;
图11A至11E是依制造步骤的顺序表示本发明第一实施例布线板制造方法的剖面图;
图12A至12C是依制造步骤的顺序表示本发明第一实施例半导体封装制造方法的剖面图;
图13A至13D是依照制造步骤的顺序表示本发明第二实施例布线板和半导体封装制造方法的剖面图;以及
图14是表示用于评价试验的半导体封装剖面图。
具体实施方式
以下将参照附图具体描述本发明的实施例。首先,将描述本发明的第一实施例。图4是表示所述实施例布线板的剖面图,图5是表示所述实施例半导体封装的剖面图。
如图4所示,本实施例的布线板13设有底部绝缘膜7。由玻变温度为150℃或更高并且包含玻璃或芳族聚酰胺制成之增强纤维的耐热树脂制成所述底部绝缘膜7。底部绝缘膜7的厚度为20μm至100μm,并且当用DT(GPa)表示在温度为T℃下的弹性模数,用HT(MPa)表示在温度为T℃下的抗断强度时,具有如下物理性质(1)到(6)。
(1)沿厚度方向的热膨胀系数为90ppm/K或更小。
(2)D23≥5
(3)D150≥2.5
(4)(D-65/D150)≤3.0
(5)H23≥140
(6)(H-65/H150)≤2.3
按照增强纤维的包含能力,所述玻变温度为150℃或更高的耐热树脂优选是环氧树脂,不过也可以采用聚酰亚胺树脂、氰酸盐树脂、液晶聚合物等。
在底部绝缘膜7的下表面中形成凹入部分7a,布线体6各自形成在凹入部分7a中,并且在布线体6下面各自形成蚀刻阻挡层5。蚀刻阻挡层5和布线体6构成下布线,并将下布线嵌入凹入部分7a中。蚀刻阻挡层5的下表面暴露在外,并且构成布线板13的部分下表面。布线体6比如由Cu、Ni、Au、Al或Pd制成,且薄膜厚度比如为2μm至20μm。由比如Ni、Au或Pd制成蚀刻阻挡层5,且厚度比如为0.1μm至7.0μm。蚀刻阻挡层5的下表面高于底部绝缘膜7的下表面比如0.5μm至10μm,也即把蚀刻阻挡层5的下表面深入地设置在凹入部分7a中。
此外,在底部绝缘膜7中各自形成通孔10,从而使通孔10处于凹入部分7a上侧的一部分上。当把布线板13用于CSP半导体封装时(芯片尺度封装),通孔10的直径比如为75μm,并且当把布线板13用于FCBGA(倒装晶片球栅阵列)半导体封装时,通孔10的直径比如为40μm。另外,通孔10充满导电材料,并且上布线11形成在底部绝缘膜7上。整体地形成通孔10中的导电材料和上布线11。上布线11的厚度比如为2μm至20μm,并通过通孔10与下布线相连。另外,将阻焊层12形成在底部绝缘膜7上,使一部分上布线11露出,其余上布线11被阻焊层12覆盖。阻焊层12的厚度比如为5μm至40μm。上布线11的露出部分起衬垫电极的作用。
接下去将描述本实施例半导体封装的结构。在本实施例的半导体封装19中,如图5所示,多个突起14各自与布线板13的蚀刻阻挡层5相连。半导体器件15设置在布线板13下面,并且半导体器件15的电极(未示出)各自与突起14相连。半导体器件15譬如是LSI(大规模集成电路)。布线板13与半导体器件15之间各突起14的周围填充有底部填充层(underfilllayer)16。焊料球18各自设置在布线板13的上布线11的暴露部分上,也即一部分衬垫电极上。焊料球18通过上布线11、通孔10(参见图4)、由布线体6和蚀刻阻挡层5组成的下布线以及突起14,与半导体器件15的电极相连。半导体封装19通过焊料球18安装到封装板(未示出)上。
以下将描述本发明各结构要求条件的数值临界值。
底部绝缘膜的厚度:20μm至100μm
当底部绝缘膜的厚度小于20μm时,耐热树脂不能有效地包含由玻璃或芳族聚酰胺制成的增强纤维。相反,底部绝缘膜的厚度超过100μm时,通过激光加工形成的通孔的加工性明显降低,使之不可能形成精细的通孔。从而,将底部绝缘膜的厚度设定为20μm至100μm。
底部绝缘膜沿厚度方向的热膨胀系数:90ppm/K或更小
对于沿厚度方向热膨胀系数大于90ppm/K的底部绝缘膜而言,当上面直接安装半导体器件的电衬垫下面形成通孔,并在通孔下面直接形成用于板封装的焊料球时,由于在假定由于半导体器件的操作而反复地加给热负荷的条件下进行热循环试验,在图5所示通孔10a的接合处会发生断开故障。从而,底部绝缘膜沿厚度方向的热膨胀系数为90ppm/K或更小。
底部绝缘膜在23℃温度下的弹性模数为:5GPa或更大
当底部绝缘膜在23℃温度下的弹性模数小于5GPa时,在半导体封装组装过程中,包含20μm厚底部绝缘膜的布线板的可转移性较差,这会使生产率明显地降低。从而,将底部绝缘膜在23℃温度下的弹性模数设定为5GPa或更大。
底部绝缘膜在150℃温度下的弹性模数为:2.5GPa或更大
在由一种材料制成的底部绝缘膜中,当底部绝缘膜在150℃温度下的弹性模数为1.0GPa或更大时,通常能获得良好的布线粘接性。不过,在由含有玻璃或芳族聚酰胺增强纤维的树脂制成的底部绝缘膜中,由于将单独增强纤维在150℃温度下的弹性模数设定为10GPa或更大的较高数值,所以,尽管底部绝缘膜在150℃温度下的弹性模数为1.0Gpa,单独树脂在150℃温度下的弹性模数为0.1GPa或更小。这是因为,在进行布线粘接时,压下布线体6,使之不能建立实现高强度的布线连接。由此,在通过试验检验底部绝缘膜在150℃温度下的弹性模数与布线粘接强度之间的关系时,发现当150℃温度下弹性模数为2.5GPa或更大时,可实现良好的布线粘接性。从而,将底部绝缘膜在150℃下的弹性模数设定为2.5GPa或更大。此外,为了满足150℃温度下弹性模数为2.5GPa或更大的要求,发现含有增强纤维的耐热树脂必须具有150℃或更高的玻变温度。该玻变温度与JIS(日本工业标准)6481一致,并且通过DMA(动态机械分析)方法测量。
当D
T
(GPa)为底部绝缘膜在T℃温度下的弹性模数时,值(D
-65
/D
150
)为:3.0
或更小
值(D-65/D150)较大意味着低温和高温下弹性模数的改变较大。在日本专利申请No.2003-382418中,描述了当值(D-65/D150)较大时,固定到布线板上的焊料球破碎,从而该值必须大于4.7或更小。不过,发现当值(D-65/D150)大于3.0时,在半导体封装组装过程中,通过反复加热和冷却而加给布线板的应变应力,会引起半导体封装本身产生翘曲的麻烦。因此,所述值(D-65/D150)为3.0或更小。
底部绝缘膜在23℃温度下的抗断强度为:140MPa或更大
在具有20μm厚底部绝缘膜的布线板中,当底部绝缘膜在23℃温度下的抗断强度低于140MPa时,在半导体封装组装步骤中,底部绝缘膜发生破裂。从而,将底部绝缘膜在23℃温度下的抗断强度设定为140MPa或更高。
当H
T
(MPa)为底部绝缘膜在T℃温度下的抗断强度时,值(H
-65
/H
150
)为:2.3
或更小
值(H-65/H150)较大意味着,低温和高温下抗断强度的改变较大。在日本专利申请No.2003-382418中,描述了当(H-65/H150)较大时,底部绝缘膜发生破裂,从而值必须为4.5或更小。不过,发现当值(H-65/H150)大于2.3时,高温下它的机械强度显著减小,从而在高温下,在半导体封装组装如布线粘接步骤中,底部绝缘膜发生轻微破裂。因此,所述值(H-65/H150)为2.3更更小。
下布线的下表面与底部绝缘膜的下表面之间的距离为:0.5μm至10μm
当下布线的下表面与底部绝缘膜的下表面之间的距离短于0.5μm时,不能有效地保证防止突起位置偏移的效果。另一方面,当该距离超过10μm时,当该装置安装到布线板上时,底部绝缘膜与半导体器件之间的间隙变窄。由此,当用未充满树脂填充该间隙,以便在半导体器件安装之后形成底部填充层时,难于将未充满树脂灌入该间隙中。从而,该距离优选为0.5μm至10μm。
在本实施例的半导体封装19中,通过从装配板(未示出)经由焊料球18、上布线11、通孔10、由布线体6和蚀刻阻挡层5组成的下布线以及突起14,向半导体器件15输送电能以及输入、输出信号,来驱动半导体器件15。此时,半导体器件15产生热量,并且所述热量会通过布线板13传导到装配板。这里,由于半导体器件15与装配板的热膨胀系数的差异,热应力加给突起14、布线板13和焊料球18。从而,通过反复操作和停止半导体器件15,热应力反复地加给突起14、布线板13和焊料球18。
根据本实施例,由于底部绝缘膜的厚度为20至100μm,23℃温度下的弹性模数为5GPa或更大,23℃温度下的抗断强度为140MPa或更大,150℃温度下的弹性模数为2.5GPa或更大,值(D-65/D150)为3.0或更小(其中DT为T℃温度下的弹性模数),且值(H-65/H150)为2.3或更小(其中HT为T℃温度下的抗断强度),所以,在半导体封装19的组装步骤中,它的可转移性和布线粘接性良好,可以制造出不会翘曲并且具有优异质量的半导体封装19。此外,由于沿底部绝缘膜厚度方向的热膨胀系数为90ppm/K或更小,所以,即使在假定通过半导体器件的操作反复地加给热负荷的条件下进行热循环检验时,在图5所示通孔10a的接合处也不会发生断开故障。
此外,由于由蚀刻阻挡层5和布线体6组成的下布线处于凹入部分7a中,并且下布线的下表面高于底部绝缘膜7的下表面0.5μm至10μm,在突起14粘接期间,可以防止突起14发生位置偏移和流动。由此,突起14具有优异的粘接可靠性,并且可设置成窄间距,允许安装高密度半导体器件15。
另外,由于布线板13没有穿透通孔,所以不会发生由穿透通孔引起的那些问题,也就是难以控制阻抗和回线电感增大的问题,这样就能够设计出高速传输和高密度精细布线。
在本实施例中,可以省略底部填充层16。此外,由于倒装晶片型半导体封装通常不需要模塑物,本实施例的半导体封装也没有提供模塑物。不过,当要求半导体封装具有更高程度的耐湿可靠性,当希望增强半导体器件的密封性质(密封性),以及当希望增大半导体封装的机械强度同时布线板较薄时,可以在布线板13的下表面上提供模塑物,以覆盖底部填充层16和半导体器件15。
另外,在第一实施例中,举例说明了通过倒装晶片粘接方法安装到突起14上的半导体器件15,不过对于半导体器件15的安装方法不加限制,从而还可以采用布线粘接、带自动粘接等。
以下将描述本实施例的一种改型。图6所示的剖面图表示这种改型的半导体封装。如图6中所示,在这种改型的半导体封装中,半导体器件分别安装到布线板13的两侧上。也即除了半导体器件15通过突起14与下布线相连以外,还设置半导体器件15a,以通过突起14a与上布线11相连。半导体器件15的一些电极通过突起14、由蚀刻阻挡层5和布线体6组成的下布线、通孔10、上布线11和突起14a,与半导体器件15a的电极相连(未示出)。除上述以外,这种改型例的结构与第一实施例的结构相同。从而,根据该改型例,可将两个半导体器件安装到单个布线板13上。
接下去将描述本发明的第二实施例。图7是表示本实施例布线板的剖面图,图8是表示本实施例半导体封装的剖面图。
如图7所示,本实施例的布线板21设有底部绝缘膜7。底部绝缘膜7的厚度和机械性质均与第一实施例中的底部绝缘膜7相同。在底部绝缘膜7的下表面中形成凹入部分7a,在凹入部分7a中形成布线体6,并在布线体6下面形成蚀刻阻挡层5。由蚀刻阻抗层5和布线体6组成下布线,并将下布线嵌入凹入部分7a中。蚀刻阻挡层5和布线体6的结构都与第一实施例中的相同。
在底部绝缘膜7中形成通孔10,使之处于凹入部分7a上侧的一部分上。用导电材料填充通孔10,并在底部绝缘膜7上形成中间布线22。通孔10中的导电材料与中间布线22形成一体,中间布线22通过通孔10与下布线相连。此外,使中间绝缘膜23形成于底部绝缘膜7上,从而覆盖中间布线22,并在中间绝缘膜23中形成通孔24,使它处于中间布线22上侧的一部分上。用导电材料填充通孔24,并且在中间绝缘膜23上形成上布线11。通孔24中的导电材料与上布线11形成一体,并且上布线11通过通孔24与中间布线22相连。此外,在中间绝缘膜23上形成阻焊层12,从而露出一部分上布线11,并覆盖上布线11的其余部分。上布线11的露出部分作为衬垫电极。最好使中间绝缘膜23的厚度和机械强度与底部绝缘膜7的相同,不过根据需要,也可以与底部绝缘膜7的不同。
此外,在第二实施例的布线板中,将绝缘层设置成两层,但本发明并不限于这种结构;布线板可具有将其中的绝缘膜设置成三层或更多层的结构。
下面将描述本实施例半导体封装的结构。如图8所示,在本实施例的半导体封装25中,多个突起14与布线板21的蚀刻阻挡层5相连。半导体器件15被布置在布线板21下面,并且半导体器件15的电极(未示出)与突起14相连。在布线板21与半导体器件15之间,各突起14的外围填充底部填充层16。将焊料球18设置在布线板21的上布线11的露出部分,即在一些衬垫电极上。焊料球18通过上布线11、通孔24、中间布线22、通孔10、由布线体6和蚀刻阻挡层5组成的下布线以及突起14与半导体器件15的电极相连。除去上面所述以外,本实施例的布线板和半导体封装的结构以及工作情况都与第一实施例中的相同。
在本实施例中,布线板21采取双层结构形式,其中,包括底部绝缘膜7和中间绝缘膜23,也就是说,与第一实施例的布线板不同,布线板21具有中间布线22,从而可使从半导体器件15输入和输出的信号数量增多。除去上面所述以外,本实施例所能实现的效果也与第一实施例相同。
接下去将描述本发明的第三实施例。图9A至9C是依制造步骤的顺序表示本实施例布线板结构的剖面图。在本实施例的布线板中,使底部绝缘膜7的下表面与下布线的下表面共面,所述下布线由蚀刻阻挡层5和布线体6组成。在底部绝缘膜7的下面形成保护膜41。保护膜41比如由环氧树脂或聚酰亚胺树脂制成,并且厚度比如为1μm至50μm。保护膜41具有被蚀刻部分42作为开口,并且在被蚀刻部分42处露出下布线的一些部分。也就是说,按照在被蚀刻部分42处露出下布线的一些部分,并用保护膜41中除被蚀刻部分以外的部分覆盖下布线其余部分的方式,形成保护膜41。被蚀刻部分42是当半导体器件安装到布线板上时与突起14相连的部分(参见图4)。除去上面所述以外,本实施例的布线板和半导体封装的结构以及工作情况都与第一实施例相同。
在本实施例中,可以通过提供保护膜41来增强布线板与比如底部填充层的树脂层的粘接。除去上面所述以外,本实施例所能实现的效果与第一实施例实现的效果相同。
接下去将描述本发明的第四实施例。图10是表示本实施例布线板的剖面图。如图10所示,与第三实施例的布线板不同,本实施例的布线板不具有保护膜41(参见图9)。从而,下布线的下表面并没有从布线板43的下表面凹入,也就是说,下布线的下表面与布线板43的下表面共面。除去上面所述以外,本实施例布线板的结构与第三实施例所述的相同。
由于本实施例的布线板不像第三实施例的布线板那样包含保护膜,所以,可减小它的制造成本。此外,与第一实施例所述不同的是,可以不形成易蚀刻层4(参见图11A),这样也可以降低其制造成本。从其制造成本的观点看,本实施例的布线板适合于以下情形:半导体器件15中设置的电极的间距不太窄的情形;由于突起14的设置密度较低,实际上不要求突起14的位置精度的情形(参见图4);以及无论是否存在模塑物,实际上都不要求模塑物与布线板粘接的情形。除去上面所述以外,本实施例的效果与第一实施例的效果相同。
继而,将描述上述各实施例布线板和半导体封装的制造方法。首先,将描述第一实施例布线板和半导体封装的制造方法。图11A至11E是依制造步骤顺序表示本实施例布线板的剖面图。图12A和图12B是依制造步骤顺序表示本实施例半导体封装的剖面图。图12C是表示提供有模塑物的半导体封装的剖面图。如图11A所示,制备支撑基板1,它是由比如Cu之类的金属或合金制成的,在支撑基板1上形成抗蚀剂2,用于进行构图。然后,通过比如电镀过程依次形成易蚀刻层4、蚀刻阻挡层5和布线体6。与此同时,在支撑基板1上面去掉抗蚀剂2的区域处形成导体布线层3,该布线层3由易蚀刻层4、蚀刻阻挡层5和布线体6组成,而在保留抗蚀剂2的区域处不形成导体布线层3。所述易蚀刻层4比如是由单个Cu层组成的电镀层、由Cu和Ni层组成的双电镀层,或者是由单个Ni层组成的电镀层,并且厚度比如为0.5μm至10μm。设置双电镀层的Ni层是为了防止高温条件下易蚀刻层4的Cu层与蚀刻阻挡层5之间发生扩散,并且厚度比如为0.1μm或更大。所述蚀刻阻挡层5是电镀Ni层、电镀Au层或电镀Pd层,并且厚度为0.1μm至7.0μm。使用比如Cu、Ni、Au、Al或Pd组成的电镀导电层形成布线体6,并上厚度比如为2μm至20μm。此外,在使用Au形成蚀刻阻挡层5时,可在蚀刻阻挡层5与布线体6之间设置Ni层,以防止蚀刻阻挡层5与构成布线体6的Cu之间发生扩散。
如图11B所示,去掉抗蚀剂2。然后,如图11C中所示,形成底部绝缘膜7,以覆盖导体布线层3。用于形成底部绝缘膜7的方法可为如下所述者:把片形绝缘膜与支撑基板1层叠在一起,或者将片形绝缘膜涂覆到支撑基板1上,通过按压形成薄膜;然后,按照以下方式对薄膜实行热处理,使薄膜在比如100℃至400℃温度下保持10分钟至2小时;并且,最后将薄膜固化。根据绝缘膜的种类调节热处理的温度和时间。此外,通过激光加工在底部绝缘膜7中形成通孔10,使其位于导体布线层3上侧的一部分上。
如图11D中所示,用导电材料填充通孔10,并在底部绝缘膜7上形成上布线层11。此时,上层11通过通孔10与布线体6相连。当把布线板13用作CSP(芯片尺度封装)时,通孔10的直径比如为75μm,而在把布线板13用作FCBGA(倒装晶片球栅阵列)时,通孔10的直径比如为40μm。由电镀导体层,如Cu、Ni、Au、Al或Pd制成嵌入通孔10中的导电材料和上布线11,并且上布线11的厚度比如为2μm至20μm。然后,形成阻焊层12,以覆盖部分上布线11,同时露出其余上布线11。阻焊层12的厚度比如为5μm至40μm。不过,也可以不形成阻焊层12。
如图11E所示,通过化学蚀刻或抛光去除支撑基板1。然后,如图4所示,通过蚀刻去除易蚀刻层4。结果,形成图4所示的本实施例布线板13。这时,在支撑基板1所用的材料与易蚀刻层4所用的材料不同的情况下,有如前面所述那样,必须进行两次蚀刻,但当用于支撑基板1的材料与用于易蚀刻层4的材料相同时,仅进行一次蚀刻。
如图12A所示,把多个突起14各自粘接到蚀刻阻挡层5的露出部分上。然后,利用倒装晶片粘接方法,借助过突起14,将半导体器件15安装到布线板13上,使半导体器件15的电极(未示出)与各突起14相连。
如图12B所示,将底部填充层16注入布线板13与半导体器件15之间,并使之凝固。结果,使过突起14被嵌入到底部填充层16中。不过,也可以不形成底部填充层16。此外,如图12C中所示,可以在布线板13的下表面上适当地形成模塑物17,以便保护底部填充层16和半导体器件15。
接下来,将焊料球18设置到布线板13的上布线层11露出部分上,如图5所示。结果,形成图5所示的第一实施例半导体封装19。
在第一实施例中,例如,可增强布线板13的平坦度,以便在由Cu制成的硬支撑基板1上形成导体布线层3、底部绝缘膜7、上布线11等。
在第一实施例中,使用由金属或合金制成的基板作为支撑基板1,不过,也可使用比如由硅片、玻璃、陶瓷或树脂等绝缘体制成的基板作为支撑基板1。当使用绝缘体制成的基板时,可在形成抗蚀剂2之后通过无电镀形成导体布线层3,或者在形成抗蚀剂2之后可通过诸如无电镀、溅射或汽相沉积等方法,形成供电导体层,然后通过电镀形成导体布线层3。
此外,在本实施例中,描述了通过倒装晶片方法将半导体器件15安装到布线板13上的一个例子,但也可以通过其他方法,如布线粘接和条带自动粘接,将半导体器件15安装到布线板13上。
以下将描述本发明第二实施例布线板和半导体封装的制造方法。图13A至13D是依制造步骤顺序表示所述实施例布线板的剖面图。首先,通过图11A至11C所述的方法,在支撑基板1上形成由易蚀刻层4、蚀刻阻挡层5和布线体6组成的导体布线层3;形成底部绝缘层7,以便覆盖导体布线3,并且,在底部绝缘膜7中形成通孔10。
然后,如图13A所示,以导电材料填充通孔10,并在底部绝缘膜7上形成中间布线22。这时,中间布线22通过通孔10与布线体6相连。此后,如图13B所示,形成中间绝缘膜23,以覆盖中间布线22。形成所述中间绝缘膜23的方法比如与形成底部绝缘膜7的方法相同。然后,在中间绝缘膜23中形成通孔24,使通孔24处于中间布线22上侧的一部分上。
继而,有如图13C所示,以导电材料填充通孔24,并在中间绝缘膜23上形成上布线11。这时,上布线11通过通孔24与中间布线22连接。然后,形成阻焊层12,以覆盖一部分上布线11,并暴露其余的上布线11。之后,如图13D所示,通过化学蚀刻或抛光去除支撑基板1。
然后,如图7所示,通过蚀刻去除易蚀刻层4。结果,形成图7所示实施例的布线板21。
此外,如图8所示,使多个突起14与蚀刻阻挡层5的暴露部分相连。利用倒装晶片方法,借助各突起14,将半导体器件15安装到布线板21上,使半导体器件15的电极(未示出)与突起14相连。然后,将底部填充层16注入到布线板21与半导体器件15之间,并使之凝固,从而使突起14嵌入底部填充层16中。接下来,将焊料球18粘接到布线板21的上布线11的露出部分。结果,形成图11所示实施例的半导体封装25。如同第一和第二实施例的情形那样,也可以不形成底部填充层16。或者,可以在布线板21的下表面上形成模塑物,以保护底部填充层16和半导体器件15。
接下去将描述第三实施例的布线板制造方法。首先,如图9A所示,将保护膜41涂覆到支撑基板1的整个上表面上,通过比如层叠或按压形成薄膜。然后,比如通过以下方法对薄膜实行热处理,即把薄膜在100℃至400℃温度下保持10分钟至2小时,并使保护膜41固化。根据制造保护膜41的材料,适当调节热处理的温度和时间。保护膜41的厚度比如为1μm至50μm。
继而,在保护膜41上形成抗蚀剂(未示出),以便构图。在去除了抗蚀剂的区域中形成由蚀刻阻挡层5和布线体6组成的下布线层。此外,形成底部绝缘膜7,以覆盖下布线,在底部绝缘膜7中形成通孔10,用导电材料填充通孔10,同时,在底部绝缘膜7上形成上布线11。之后,形成阻焊层12,以覆盖一部分上布线11。
此后,如图9B所示,去除支撑基板1。然后,再如图9C所示,通过蚀刻过程,以选择的方式去除保护膜41,并在去除保护膜41的被蚀刻部分42处露出下布线,由此形成本实施例的布线板。此外,将突起14固定到被蚀刻部分42上(参见图4),安装半导体器件15(参见图4),并将底部填充层16注入到布线板与半导体器件15之间(参见图4)。之后,将焊料球18与上布线11连接(参见图4)。结果,形成本实施例的半导体封装。除上述以外,本实施例的布线板和半导体封装的制造方法都与第一实施例的相同。
在所述各个实施例中,示出最终去掉支撑基板1的例子;不过,本发明不限于这种结构。例如,通过仅去除一部分支撑基板1,可保留其余的支撑基板1,并且其余部分比如可被用作加强板。此外,一旦支撑基板1被完全去除之后,可以将加强板固定到布线板上。
如上所述,参照附图描述了本发明各实施例的布线板、它的制造方法、底部绝缘膜以及半导体封装;不过,本发明的具体结构不限于上述第一到第四实施例,在不偏离本发明精神和范围的条件下可进行设计的改变。
接下去按与本发明权利要求中未包含的比较例进行比较的方式具体地描述本发明的效果。图14是表示评价试验所用半导体封装结构的剖面图。
如图14所示,通过第二实施例所述的方法制造具有两个绝缘膜的布线板21。然后,通过倒装芯片方法将半导体器件15a安装到布线板21上,形成底部填充层16。通过安装材料26将半导体器件15b设置到半导体器件15a上,并利用布线粘接通过形成布线27,与布线板21电连接。之后,形成模塑物17,以保护半导体器件15a和15b,并设置焊料球18,以制造评价试验用的半导体封装。表1示出该半导体封装的数据。
表1
半导体器件15a的尺寸 | 长度:6mm,宽度:6mm |
半导体器件15b的尺寸 | 长度:10mm,宽度:10mm |
封装的尺寸 | 长度:12mm,宽度:12mm |
BGA球的数量 | 384 |
BGA球的间距 | 0.5mm |
绝缘膜层数 | 2 |
如图14的部分A所示,用于评价试验的半导体封装具有多个部分,在这些部分中,突起14、通孔10和24以及焊料球18都垂直对准,所述突起14上装有半导体器件15a。此外,如部分B中所示,该半导体封装也具有多个部分,在这些部分中,突起14、通孔10和24以及焊料球18不是垂直对准的。
下面,将测量表1所示试验样品的绝缘膜的机械性质,即抗断强度、弹性模数和断裂伸长百分比。通过将绝缘膜切割成宽度为1厘米的条,并按照“JPCA Standards,Build-Up Wiring Board,JPCA-BU01,SECTION4.2”进行拉伸试验,完成测量。测量温度设定为三级:-65℃,23℃和150℃。表2示出测量结果。
此外,基于表2所示机械性质的值,计算试验样品的温度依赖性。也即计算比值(D-65/D150)和比值(H-65/H150),其中DT(GPa)为T℃温度下的弹性模数,HT(MPa)为T℃温度下的抗断强度。表3示出计算结果。
此外,评价表2所示试验样品的热应力耐久性。使用单独半导体封装和安装到封装板上的半导体封装作为样品,评价热应力耐久性。对单独半导体封装采取热循环试验,其中在使各样品于-65℃温度下保持30分钟,再于+150℃温度下保持30分钟的情况下,重复基本周期预定的次数。此外,对安装到封装板上的半导体封装样品采取热循环试验,其中在使各样品于-45℃温度下保持30分钟,再于+125℃温度下保持30分钟的情况下,重复基本周期预定的次数。此后断开电连接,也即评价每个样品断开发生的周期数。根据热循环试验仪的性能和样品的热容量,适当地调节样品的温度从低温(-65℃或-40℃)到高温(+150℃或+125℃)的转变时间,以及样品的温度从高温到低温的转变时间。
对于半导体器件的热应力耐久性评价而言,当在实际使用条件下(25℃至70℃)进行热循环试验时,将花费较长时间进行试验。由此,按照对各样品采取使用(-65℃至150℃)温度或(-40℃至125℃)温度的热循环的方式,进行加速试验。参照由EIAJ-ET-7404(1999年4月制定)中给出的有关温度循环试验加速性质的科芬-曼森(Coffin-Manson)公式所确定的数值,在比如-40℃至125℃的温度下热循环,具有比实际使用条件(25℃至70℃,1周期/天)高5.7倍的加速性。由此,在(-40℃到125℃)温度下的600次循环等于实际使用条件下大约10年。
表3示出热应力耐久性试验的评价结果。表3中给出的术语“部分A通孔处断开”和“部分B通孔处断开”指的是,在如图14所示的部分A和部分B所包含的通孔接合处发生断开。此外,术语“布线断开”表明,在布线30与设置在布线板21上的蚀刻阻挡层5的接合处发生断开,其中布线30与图14中所示半导体器件15b电连接。此外,数值“超过1500”和“超过1000”指的是分别在1500周期和1000周期的热循环后仍未发生断开。
表2和3中所示样品No.1到5,为本发明的实施例。在本发明的样品中,由于沿厚度方向的热膨胀系数为90ppm/K或更小,在突起14、通孔10和24与焊料球18垂直对准的部分A中,所述通孔接合处未发生断开,从而其热应力耐久性优异。此外,在本发明的样品中,23℃温度下绝缘膜的弹性模数为5GPa或更大、150℃温度下绝缘膜的弹性模数为2.5GPa或更大、23℃温度下绝缘膜的抗断强度为140MPa或更大、比值(D-65/D150)为3.0或更小、比值(H-65/H150)为2.3或更小,从而在布线粘接接合处不发生断开,整个半导体封装的热应力耐久性优异。
相反,表2和3中所示样品No.6到9为比较例。由于比较例No.6到8的沿厚度方向的热膨胀系数为90ppm/K或更大,在部分B中所包含的通孔接合处未发生断开,但在突起14、通孔10和24与焊料球18垂直对准的部分A中,在通孔接合处发生断开,从而其热应力耐久性较差。相反,由于比较例9的沿厚度方向的热膨胀系数为90ppm/K或更小,在部分A和B中所包含的通孔接合处不发生断开。不过,由于比较例9不满足在23℃温度下绝缘膜的弹性模数为5GPa或更大、在150℃温度下弹性模数为2.5GPa或更大、23℃温度下抗断强度为140MPa或更大、比值(D-65/D150)为3.0或更小,比值(H-65/H150)为2.3或更小的要求,其布线粘接性和半导体封装组装期间的易处理性差。由此,在布线粘接接合处发生断开,从而整个半导体封装的热应力耐久性较差。
Claims (12)
1.一种布线板,包括:
底部绝缘膜,其厚度为20μm至100μm,并在其中形成通孔;
形成于所述底部绝缘膜下表面上并与所述通孔连接的下布线;
形成于所述底部绝缘膜上并通过所述通孔与所述下布线连接的上布线;
所述底部绝缘膜由耐热树脂组成,其玻变温度为150℃或更高,并包含由玻璃或芳族聚酰胺制成的增强纤维,并在T℃温度下的弹性模数表示为DT(GPa),且T℃温度下的抗断强度表示为HT(MPa)时,具有下述物理性质(1)到(6),
(1)沿厚度方向的热膨胀系数为90ppm/K或更小
(2)D23≥5
(3)D150≥2.5
(4)(D-65/D150)≤3.0
(5)H23≥140
(6)(H-65/H150)≤2.3。
2.根据权利要求1所述的布线板,其中,所述增强纤维的直径为10μm或更小。
3.根据权利要求1所述的布线板,其中,还包括一个或多个布线结构层,每个所述布线结构层包括:
处于所述底部绝缘膜与所述上布线之间,并通过所述通孔与所述下布线连接的中间布线;和
覆盖所述中间布线而形成的中间绝缘膜,并在中间绝缘膜中形成连接所述中间布线与所述上布线的通孔。
4.根据权利要求1所述的布线板,其中,在所述底部绝缘膜的下表面上形成凹入部分,并将所述下布线嵌入所述凹入部分中。
5.根据权利要求4所述的布线板,其中,所述下布线的下表面高于所述底部绝缘膜的下表面0.5μm至10μm。
6.根据权利要求4所述的布线板,其中,所述底部绝缘膜的下表面与所述下布线的下表面共面。
7.根据权利要求6所述的布线板,其中,还包括形成于所述底部绝缘膜下面的保护膜,它覆盖一部分所述下布线,并露出所述下布线的其余部分。
8.根据权利要求1所述的布线板,其中,还包括阻焊层,它覆盖所述上布线的一部分,并露出所述上布线的其余部分。
9.一种半导体封装,包括:
权利要求1-8中任一项所述的布线板;以及
安装在所述布线板上的半导体器件。
10.根据权利要求9所述的半导体封装,其中,所述半导体器件与所述下布线相连。
11.根据权利要求9所述的半导体封装,其中,所述半导体器件与所述上布线相连。
12.根据权利要求9所述的半导体封装,其中,还包括用于连接外部装置并与所述上布线或下布线连接的连接接点。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004142133A JP4108643B2 (ja) | 2004-05-12 | 2004-05-12 | 配線基板及びそれを用いた半導体パッケージ |
JP2004142133 | 2004-05-12 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1697163A CN1697163A (zh) | 2005-11-16 |
CN100380637C true CN100380637C (zh) | 2008-04-09 |
Family
ID=35308327
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB200510070096XA Expired - Fee Related CN100380637C (zh) | 2004-05-12 | 2005-05-10 | 布线板及使用该板的半导体封装 |
Country Status (4)
Country | Link |
---|---|
US (2) | US7397000B2 (zh) |
JP (1) | JP4108643B2 (zh) |
CN (1) | CN100380637C (zh) |
TW (1) | TWI259045B (zh) |
Families Citing this family (86)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4199198B2 (ja) * | 2003-01-16 | 2008-12-17 | 富士通株式会社 | 多層配線基板およびその製造方法 |
WO2005071744A1 (ja) * | 2004-01-27 | 2005-08-04 | Murata Manufacturing Co., Ltd. | 積層型電子部品および積層型電子部品の実装構造 |
TWI280084B (en) * | 2005-02-04 | 2007-04-21 | Phoenix Prec Technology Corp | Thin circuit board |
JP4768994B2 (ja) | 2005-02-07 | 2011-09-07 | ルネサスエレクトロニクス株式会社 | 配線基板および半導体装置 |
US7282797B2 (en) * | 2005-05-27 | 2007-10-16 | Motorola, Inc. | Graded liquid crystal polymer package |
JP5000877B2 (ja) * | 2005-10-07 | 2012-08-15 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
KR100664500B1 (ko) * | 2005-08-09 | 2007-01-04 | 삼성전자주식회사 | 돌기부를 갖는 메탈 랜드를 구비하는 인쇄회로기판 및 그의제조방법 |
JP4829585B2 (ja) * | 2005-10-12 | 2011-12-07 | 日本電気株式会社 | 配線基板及び半導体装置 |
JP4568215B2 (ja) * | 2005-11-30 | 2010-10-27 | 三洋電機株式会社 | 回路装置および回路装置の製造方法 |
JP4668782B2 (ja) * | 2005-12-16 | 2011-04-13 | 新光電気工業株式会社 | 実装基板の製造方法 |
JP2007184381A (ja) * | 2006-01-06 | 2007-07-19 | Matsushita Electric Ind Co Ltd | フリップチップ実装用回路基板とその製造方法、並びに半導体装置とその製造方法 |
US8446734B2 (en) * | 2006-03-30 | 2013-05-21 | Kyocera Corporation | Circuit board and mounting structure |
JP2007266544A (ja) * | 2006-03-30 | 2007-10-11 | Koa Corp | 複合電子部品の製造法および複合電子部品 |
JP4171499B2 (ja) | 2006-04-10 | 2008-10-22 | 日立電線株式会社 | 電子装置用基板およびその製造方法、並びに電子装置およびその製造方法 |
US20100044845A1 (en) * | 2006-04-27 | 2010-02-25 | Nec Corporation | Circuit substrate, an electronic device arrangement and a manufacturing process for the circuit substrate |
JP4894347B2 (ja) * | 2006-04-28 | 2012-03-14 | 凸版印刷株式会社 | 半導体集積回路素子搭載用基板および半導体装置 |
JP5258045B2 (ja) | 2006-06-30 | 2013-08-07 | 日本電気株式会社 | 配線基板、配線基板を用いた半導体装置、及びそれらの製造方法 |
JP5117692B2 (ja) * | 2006-07-14 | 2013-01-16 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
US8008767B2 (en) * | 2006-09-13 | 2011-08-30 | Sumitomo Bakelight Co., Ltd. | Semiconductor device |
KR100771467B1 (ko) * | 2006-10-30 | 2007-10-30 | 삼성전기주식회사 | 회로기판 및 그 제조방법 |
JP5214139B2 (ja) * | 2006-12-04 | 2013-06-19 | 新光電気工業株式会社 | 配線基板及びその製造方法 |
JP5194471B2 (ja) * | 2007-02-06 | 2013-05-08 | パナソニック株式会社 | 半導体装置 |
JP5324051B2 (ja) * | 2007-03-29 | 2013-10-23 | 新光電気工業株式会社 | 配線基板の製造方法及び半導体装置の製造方法及び配線基板 |
US8227703B2 (en) * | 2007-04-03 | 2012-07-24 | Sumitomo Bakelite Company, Ltd. | Multilayered circuit board and semiconductor device |
JP5032187B2 (ja) | 2007-04-17 | 2012-09-26 | 新光電気工業株式会社 | 配線基板の製造方法及び半導体装置の製造方法及び配線基板 |
TWI379363B (en) * | 2007-04-24 | 2012-12-11 | United Test & Assembly Ct Lt | Bump on via-packaging and methodologies |
JP5101169B2 (ja) * | 2007-05-30 | 2012-12-19 | 新光電気工業株式会社 | 配線基板とその製造方法 |
US8106496B2 (en) * | 2007-06-04 | 2012-01-31 | Stats Chippac, Inc. | Semiconductor packaging system with stacking and method of manufacturing thereof |
KR100881199B1 (ko) * | 2007-07-02 | 2009-02-05 | 삼성전자주식회사 | 관통전극을 구비하는 반도체 장치 및 이를 제조하는 방법 |
US8258624B2 (en) | 2007-08-10 | 2012-09-04 | Intel Mobile Communications GmbH | Method for fabricating a semiconductor and semiconductor package |
US8258620B2 (en) * | 2007-08-10 | 2012-09-04 | Sanyo Electric Co., Ltd. | Circuit device, method of manufacturing the circuit device, device mounting board and semiconductor module |
JP5114130B2 (ja) * | 2007-08-24 | 2013-01-09 | 新光電気工業株式会社 | 配線基板及びその製造方法、及び半導体装置 |
US20090168391A1 (en) * | 2007-12-27 | 2009-07-02 | Kouichi Saitou | Substrate for mounting device and method for producing the same, semiconductor module and method for producing the same, and portable apparatus provided with the same |
JP2009194079A (ja) * | 2008-02-13 | 2009-08-27 | Panasonic Corp | 半導体装置用配線基板とその製造方法及びそれを用いた半導体装置 |
JP5289832B2 (ja) * | 2008-06-17 | 2013-09-11 | 新光電気工業株式会社 | 半導体装置および半導体装置の製造方法 |
JP2009302427A (ja) * | 2008-06-17 | 2009-12-24 | Shinko Electric Ind Co Ltd | 半導体装置および半導体装置の製造方法 |
WO2010013470A1 (ja) * | 2008-07-31 | 2010-02-04 | 三洋電機株式会社 | 半導体モジュールおよび半導体モジュールを備える携帯機器 |
TW201010557A (en) * | 2008-08-22 | 2010-03-01 | World Wiser Electronics Inc | Method for fabricating a build-up printing circuit board of high fine density and its structure |
JP5203108B2 (ja) * | 2008-09-12 | 2013-06-05 | 新光電気工業株式会社 | 配線基板及びその製造方法 |
US8130512B2 (en) * | 2008-11-18 | 2012-03-06 | Stats Chippac Ltd. | Integrated circuit package system and method of package stacking |
JP2010129572A (ja) * | 2008-11-25 | 2010-06-10 | Elpida Memory Inc | 電子装置及び半導体装置 |
US8458896B2 (en) * | 2008-11-25 | 2013-06-11 | HGST Netherlands B.V. | Robotic end-effector for component center alignment and assembly |
JP2010129914A (ja) * | 2008-11-28 | 2010-06-10 | Sanyo Electric Co Ltd | 素子搭載用基板およびその製造方法、半導体モジュールおよびその製造方法、ならびに携帯機器 |
US8686300B2 (en) | 2008-12-24 | 2014-04-01 | Ibiden Co., Ltd. | Printed wiring board and method for manufacturing the same |
TWI389279B (zh) * | 2009-01-23 | 2013-03-11 | Unimicron Technology Corp | 電路板結構及其製法 |
JP5561460B2 (ja) | 2009-06-03 | 2014-07-30 | 新光電気工業株式会社 | 配線基板および配線基板の製造方法 |
JP5231340B2 (ja) | 2009-06-11 | 2013-07-10 | 新光電気工業株式会社 | 配線基板の製造方法 |
JP5566720B2 (ja) * | 2010-02-16 | 2014-08-06 | 日本特殊陶業株式会社 | 多層配線基板及びその製造方法 |
JP5436259B2 (ja) | 2010-02-16 | 2014-03-05 | 日本特殊陶業株式会社 | 多層配線基板の製造方法及び多層配線基板 |
JP5623308B2 (ja) * | 2010-02-26 | 2014-11-12 | 日本特殊陶業株式会社 | 多層配線基板及びその製造方法 |
US20120077054A1 (en) * | 2010-09-25 | 2012-03-29 | Tao Wu | Electrolytic gold or gold palladium surface finish application in coreless substrate processing |
US8844125B2 (en) * | 2011-01-14 | 2014-09-30 | Harris Corporation | Method of making an electronic device having a liquid crystal polymer solder mask and related devices |
KR101222828B1 (ko) * | 2011-06-24 | 2013-01-15 | 삼성전기주식회사 | 코어리스 기판의 제조방법 |
US8829676B2 (en) * | 2011-06-28 | 2014-09-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structure for wafer level package |
TWI495051B (zh) * | 2011-07-08 | 2015-08-01 | Unimicron Technology Corp | 無核心層之封裝基板及其製法 |
TWI508241B (zh) * | 2011-10-20 | 2015-11-11 | 先進封裝技術私人有限公司 | 封裝基板、封裝基板製程、半導體元件之封裝結構及其製程 |
DE112011105967T5 (de) * | 2011-12-20 | 2014-09-25 | Intel Corporation | Mikroelektronisches Gehäuse und gestapelte mikroelektronische Baugruppe und Rechensystem mit denselben |
KR101633373B1 (ko) * | 2012-01-09 | 2016-06-24 | 삼성전자 주식회사 | Cof 패키지 및 이를 포함하는 반도체 장치 |
JP2012138632A (ja) * | 2012-04-16 | 2012-07-19 | Shinko Electric Ind Co Ltd | 配線基板及びその製造方法 |
JP5680589B2 (ja) * | 2012-06-25 | 2015-03-04 | 新光電気工業株式会社 | 配線基板 |
JP5990421B2 (ja) | 2012-07-20 | 2016-09-14 | 新光電気工業株式会社 | 配線基板及びその製造方法、半導体パッケージ |
JP5580374B2 (ja) * | 2012-08-23 | 2014-08-27 | 新光電気工業株式会社 | 配線基板及びその製造方法 |
JP2013065876A (ja) * | 2012-11-22 | 2013-04-11 | Princo Corp | 多層基板及びその製造方法 |
US9299649B2 (en) | 2013-02-08 | 2016-03-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D packages and methods for forming the same |
US8802504B1 (en) | 2013-03-14 | 2014-08-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D packages and methods for forming the same |
US9368460B2 (en) | 2013-03-15 | 2016-06-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out interconnect structure and method for forming same |
CN103227164A (zh) * | 2013-03-21 | 2013-07-31 | 日月光半导体制造股份有限公司 | 半导体封装构造及其制造方法 |
US9673065B2 (en) | 2013-07-18 | 2017-06-06 | Texas Instruments Incorporated | Semiconductor substrate having stress-absorbing surface layer |
TWI474449B (zh) * | 2013-09-27 | 2015-02-21 | Subtron Technology Co Ltd | 封裝載板及其製作方法 |
TWI474450B (zh) * | 2013-09-27 | 2015-02-21 | Subtron Technology Co Ltd | 封裝載板及其製作方法 |
JP5555368B1 (ja) * | 2013-12-05 | 2014-07-23 | 株式会社イースタン | 配線基板の製造方法 |
US9275967B2 (en) | 2014-01-06 | 2016-03-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Protrusion bump pads for bond-on-trace processing |
CN105185716A (zh) * | 2014-02-13 | 2015-12-23 | 群成科技股份有限公司 | 电子封装件、封装载板及两者的制造方法 |
US9305809B1 (en) * | 2014-06-26 | 2016-04-05 | Stats Chippac Ltd. | Integrated circuit packaging system with coreless substrate and method of manufacture thereof |
US9961767B2 (en) | 2015-02-10 | 2018-05-01 | Shinko Electric Industires Co., Ltd. | Circuit board and method of manufacturing circuit board |
JP2016152262A (ja) | 2015-02-16 | 2016-08-22 | イビデン株式会社 | プリント配線板 |
JP6533680B2 (ja) | 2015-03-20 | 2019-06-19 | 新光電気工業株式会社 | 配線基板、半導体装置及び配線基板の製造方法 |
JP6457881B2 (ja) * | 2015-04-22 | 2019-01-23 | 新光電気工業株式会社 | 配線基板及びその製造方法 |
JP6510897B2 (ja) | 2015-06-09 | 2019-05-08 | 新光電気工業株式会社 | 配線基板及びその製造方法と電子部品装置 |
JP6632302B2 (ja) * | 2015-10-02 | 2020-01-22 | 新光電気工業株式会社 | 配線基板及びその製造方法 |
JP2017168510A (ja) * | 2016-03-14 | 2017-09-21 | Shマテリアル株式会社 | 半導体素子搭載用基板、半導体装置、半導体素子搭載用基板の製造方法、及び半導体装置の製造方法 |
JP6705718B2 (ja) | 2016-08-09 | 2020-06-03 | 新光電気工業株式会社 | 配線基板及びその製造方法 |
CN108257875B (zh) * | 2016-12-28 | 2021-11-23 | 碁鼎科技秦皇岛有限公司 | 芯片封装基板、芯片封装结构及二者的制作方法 |
JP6991014B2 (ja) * | 2017-08-29 | 2022-01-12 | キオクシア株式会社 | 半導体装置 |
JP2020064998A (ja) * | 2018-10-18 | 2020-04-23 | キヤノン株式会社 | 実装基板およびその製造方法 |
CN112105174B (zh) * | 2019-06-18 | 2022-02-22 | 宏启胜精密电子(秦皇岛)有限公司 | 电路板及其制造方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1211160A (zh) * | 1997-07-16 | 1999-03-17 | 松下电器产业株式会社 | 布线板及其制造方法 |
CN1359154A (zh) * | 2000-10-10 | 2002-07-17 | 株式会社东芝 | 半导体器件 |
US6467160B1 (en) * | 2000-03-28 | 2002-10-22 | International Business Machines Corporation | Fine pitch circuitization with unfilled plated through holes |
US6548767B1 (en) * | 1999-12-16 | 2003-04-15 | Lg Electronics, Inc. | Multi-layer printed circuit board having via holes formed from both sides thereof |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5538789A (en) * | 1990-02-09 | 1996-07-23 | Toranaga Technologies, Inc. | Composite substrates for preparation of printed circuits |
US5374469A (en) * | 1991-09-19 | 1994-12-20 | Nitto Denko Corporation | Flexible printed substrate |
US5778523A (en) * | 1996-11-08 | 1998-07-14 | W. L. Gore & Associates, Inc. | Method for controlling warp of electronic assemblies by use of package stiffener |
JPH11163524A (ja) * | 1997-11-27 | 1999-06-18 | Matsushita Electric Ind Co Ltd | 多層配線基板および該多層配線基板を用いた半導体装置 |
JP4204150B2 (ja) * | 1998-10-16 | 2009-01-07 | パナソニック株式会社 | 多層回路基板 |
JP3635219B2 (ja) * | 1999-03-11 | 2005-04-06 | 新光電気工業株式会社 | 半導体装置用多層基板及びその製造方法 |
JP2000269647A (ja) | 1999-03-18 | 2000-09-29 | Ibiden Co Ltd | 片面回路基板、多層プリント配線板およびその製造方法 |
US6379784B1 (en) * | 1999-09-28 | 2002-04-30 | Ube Industries, Ltd. | Aromatic polyimide laminate |
JP3546961B2 (ja) * | 2000-10-18 | 2004-07-28 | 日本電気株式会社 | 半導体装置搭載用配線基板およびその製造方法、並びに半導体パッケージ |
JP2002185097A (ja) * | 2000-12-12 | 2002-06-28 | Hitachi Chem Co Ltd | 接続方法とその方法を用いた回路板とその製造方法並びに半導体パッケージとその製造方法 |
JP3591524B2 (ja) * | 2002-05-27 | 2004-11-24 | 日本電気株式会社 | 半導体装置搭載基板とその製造方法およびその基板検査法、並びに半導体パッケージ |
US7474538B2 (en) * | 2002-05-27 | 2009-01-06 | Nec Corporation | Semiconductor device mounting board, method of manufacturing the same, method of inspecting the same, and semiconductor package |
JP2003347737A (ja) * | 2002-05-29 | 2003-12-05 | Kyocera Corp | 配線基板およびこれを用いた電子装置 |
JP2004119734A (ja) * | 2002-09-26 | 2004-04-15 | Kyocera Corp | 回路転写用絶縁シートおよびそれを用いた多層配線基板の製造方法 |
-
2004
- 2004-05-12 JP JP2004142133A patent/JP4108643B2/ja not_active Expired - Fee Related
-
2005
- 2005-04-29 TW TW094113919A patent/TWI259045B/zh not_active IP Right Cessation
- 2005-05-10 US US11/125,158 patent/US7397000B2/en not_active Expired - Fee Related
- 2005-05-10 CN CNB200510070096XA patent/CN100380637C/zh not_active Expired - Fee Related
-
2008
- 2008-06-16 US US12/140,041 patent/US7566834B2/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1211160A (zh) * | 1997-07-16 | 1999-03-17 | 松下电器产业株式会社 | 布线板及其制造方法 |
US6548767B1 (en) * | 1999-12-16 | 2003-04-15 | Lg Electronics, Inc. | Multi-layer printed circuit board having via holes formed from both sides thereof |
US6467160B1 (en) * | 2000-03-28 | 2002-10-22 | International Business Machines Corporation | Fine pitch circuitization with unfilled plated through holes |
CN1359154A (zh) * | 2000-10-10 | 2002-07-17 | 株式会社东芝 | 半导体器件 |
Also Published As
Publication number | Publication date |
---|---|
CN1697163A (zh) | 2005-11-16 |
TW200539776A (en) | 2005-12-01 |
US7397000B2 (en) | 2008-07-08 |
JP4108643B2 (ja) | 2008-06-25 |
US20050252682A1 (en) | 2005-11-17 |
US20080258283A1 (en) | 2008-10-23 |
TWI259045B (en) | 2006-07-21 |
JP2005327780A (ja) | 2005-11-24 |
US7566834B2 (en) | 2009-07-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100380637C (zh) | 布线板及使用该板的半导体封装 | |
US10212818B2 (en) | Methods and apparatus for a substrate core layer | |
CN1901181B (zh) | 半导体元件及其制造方法、多层印刷布线板及其制造方法 | |
US6869665B2 (en) | Wiring board with core layer containing inorganic filler | |
US8405229B2 (en) | Electronic package including high density interposer and circuitized substrate assembly utilizing same | |
CN108476585B (zh) | Pcb混合重分布层 | |
US20080128909A1 (en) | Interconnects with Direct Metalization and Conductive Polymer | |
US8245392B2 (en) | Method of making high density interposer and electronic package utilizing same | |
CN1302455A (zh) | 层叠的集成电路封装 | |
US20080116562A1 (en) | Carrier structure for semiconductor chip and method for manufacturing the same | |
WO2005074340A1 (ja) | 多層プリント配線板及びその製造方法 | |
CN102843877A (zh) | 印刷线路板和用于制造印刷线路板的方法 | |
US10128198B2 (en) | Double side via last method for double embedded patterned substrate | |
US8334590B1 (en) | Semiconductor device having insulating and interconnection layers | |
CN103839897A (zh) | 集成电路封装及制造方法 | |
JP2004311598A (ja) | 補強材付き基板、半導体素子と補強材と基板とからなる配線基板 | |
JP3841079B2 (ja) | 配線基板、半導体パッケージ、基体絶縁膜及び配線基板の製造方法 | |
CN1560911B (zh) | 电路载板的制造方法 | |
JP4457943B2 (ja) | 配線基板、及び配線基板の製造方法 | |
TW200910558A (en) | Method for manufacturing substrate embedded with chip | |
US8125074B2 (en) | Laminated substrate for an integrated circuit BGA package and printed circuit boards | |
EP4345895A1 (en) | Ic substrate with embedded bridge element, arrangement, and manufacture method | |
US20040124541A1 (en) | Flip chip package | |
JP2002223071A (ja) | ビルドアップコア基板、ビルドアップ配線基板、及びその製造方法 | |
US7504282B2 (en) | Method of manufacturing the substrate for packaging integrated circuits without multiple photolithography/etching steps |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CP01 | Change in the name or title of a patent holder |
Address after: Tokyo, Japan Co-patentee after: Renesas Electronics Corporation Patentee after: NEC Corp. Address before: Tokyo, Japan Co-patentee before: NEC Corp. Patentee before: NEC Corp. |
|
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080409 Termination date: 20140510 |