CN101498949A - Accurate matching current mirror - Google Patents

Accurate matching current mirror Download PDF

Info

Publication number
CN101498949A
CN101498949A CNA200810033155XA CN200810033155A CN101498949A CN 101498949 A CN101498949 A CN 101498949A CN A200810033155X A CNA200810033155X A CN A200810033155XA CN 200810033155 A CN200810033155 A CN 200810033155A CN 101498949 A CN101498949 A CN 101498949A
Authority
CN
China
Prior art keywords
links
pmos pipe
pipe
drain electrode
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CNA200810033155XA
Other languages
Chinese (zh)
Inventor
曹先国
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to CNA200810033155XA priority Critical patent/CN101498949A/en
Publication of CN101498949A publication Critical patent/CN101498949A/en
Pending legal-status Critical Current

Links

Images

Abstract

An accurate matching current mirror is used for analog-to-digital (A/D) converter. The comparator realizes the sampling function according to the input ends of a first switch K1 and a first inverter INV1, realizes amplifying function according to the first inverter INV1, realizes regenerating function according to a fourth switch K4 and a second inverter INV2, realizes comparing and locking comparing function according to the first inverter INV1 and second inverter INV2 and a third switch K3 and a fourth switch K4. The comparator samples an input signal according to the first switch K1 and first inverter INV1, samples the reference signal according to the second switch K2 and the second inverter INV2; the comparator obtains higher comparing precision and comparing speed according to less transistor numbers.

Description

Accurate matching current mirror
Technical field
The present invention relates to be used for the current mirror of current ratio conversion.Especially, it relates to and a kind of reference current is converted to accurately the fixedly current ratio switching current mirror of multiple electric current.
Background technology
Simple and the most general well-known A/D converter as shown in Figure 1, it carries out the simulating signal of input fast coding and converts it to the flash form A/D converter of digital signal.When forming such A/D converter in the chip area of SIC (semiconductor integrated circuit), each comparer occupies the area of chip size, has determined whole A/D converter chip area size.
Summary of the invention:
The present invention proposes in order to solve aforementioned two problems, the present invention proposes a kind of circuit component seldom, and the comparer that speed is very fast provides circuit component seldom, the A/D converter that speed is very fast.The basic structure of comparer provided by the invention comprises: first K switch 1, and bring in from input signal its; The first phase inverter INV1, its input end links to each other with the other end of described first K switch 1; Second switch K2, self-reference voltage is brought in its; The second phase inverter INV2, its input end links to each other with the other end of described second switch K2; The 3rd K switch 3, its end links to each other with the input end of the described first phase inverter INV1, and the other end links to each other with the output terminal of the described second phase inverter INV2; The 4th K switch 4, its end links to each other with the input end of the described second phase inverter INV2, and the other end links to each other with the output terminal of the described first phase inverter INV1.
The basic structure of comparer provided by the invention and traditional comparator configuration are inequality fully, traditional comparator configuration and traditional two-level operating amplifier similar, this comparator configuration circuit component is many, and speed high request power consumption more is big more, faces the influence of big offset voltage simultaneously; The basic structure circuit component of comparer provided by the invention is few, its power consumption mainly spends in amplifies and the regeneration stage, and is to finish the work in clock effect following moment promptly to reach stable during this period of time, so the time is quite of short duration, power consumption is very low, and rate request be can not show a candle to traditional comparer sensitivity.The offset voltage of comparer provided by the invention is very little simultaneously.The basic structure of comparer provided by the invention and chopper comparator structure are also inequality fully, the chopper comparator structure that provides in the patent of publication number for CN1388647A has adopted capacity cell, and there is a switch to be connected across the input/output terminal of phase inverter, during this switch closure, by the input/output terminal short circuit of the phase inverter of this switch cross-over connection, it is very big to flow through electric current, and power consumption is quite high; Do not have capacity cell in the basic structure of comparer provided by the invention, also the neither one switch is connected across the input/output terminal of phase inverter,
Description of drawings
Will be better appreciated by following public the present invention with reference to accompanying drawing, wherein:
Fig. 1 is for showing the circuit block diagram of general flash form A/D converter example
Embodiment
The working condition of comparer is described below.
The invention provides a kind of relatively comparer of speed that improved, reduced component number in the comparator circuit.Simultaneously the basic structure of comparer provided by the invention not only can single-ended output but also can the output of both-end difference, and the design of latch thereafter can be quite versatile and flexible, also reduced circuit component quantity.In addition, as a kind of application of the present invention, also realized a kind of A/D converter.

Claims (7)

1, a kind of accurate matching current mirror comprises:
The one PMOS pipe, its drain electrode is from the input reference current signal, and its source electrode links to each other with voltage source, and its grid links to each other with the grid of the 2nd PMOS pipe, and its substrate links to each other with voltage source;
The 2nd PMOS pipe, its drain electrode is from the output reference current signal, and its source electrode links to each other with voltage source, and its grid links to each other with the grid of a PMOS pipe, and its substrate links to each other with voltage source;
The 3rd operational amplifier, its output terminal links to each other with the grid of a PMOS pipe, and the grid of the 2nd PMOS pipe is continuous, and its positive input terminal links to each other with the drain electrode of a PMOS pipe, and its negative input end links to each other with the drain electrode of the 2nd PMOS pipe;
The 4th level shifting circuit, its input end links to each other with the drain electrode of described the 2nd PMOS pipe;
The 5th NMOS pipe, its drain electrode links to each other with the output terminal of described the 4th level shifting circuit, and its substrate links to each other with ground;
The 6th NMOS pipe, its drain electrode links to each other with the source electrode of described the 5th NMOS pipe, and its grid links to each other with the output terminal of described the 4th level shifting circuit, and links to each other with the drain electrode of described the 5th NMOS pipe, and its source electrode links to each other with ground, and its substrate links to each other with ground;
The 7th operational amplifier, its output terminal links to each other with the grid of the 5th NMOS pipe, and its positive input terminal links to each other with a reference voltage, and its negative input end links to each other with the source electrode of described the 5th NMOS pipe, and links to each other with the drain electrode of described the 6th NMOS pipe.
According to the described accurate matching current mirror of claim 1, it is characterized in that 2, this circuit structure can be realized by single integrated circuit, also can be realized by discrete component and integrated circuit block combination;
3, according to the described accurate matching current mirror of claim 1, it is characterized in that, the input reference current signal that links to each other with the drain electrode of a described PMOS pipe, can realize by any circuit of current signal generation of in integrated circuit, realizing, also can realize by the circuit that any discrete component realization current signal produces, also can realize, also can realize by discrete component and integrated circuit block combination by the circuit that any integrated circuit block realization current signal produces;
4, according to the described accurate matching current mirror of claim 1, it is characterized in that, described the 4th level shifting circuit, its input end links to each other with the drain electrode of described the 2nd PMOS pipe, its output terminal links to each other with the drain electrode of described the 5th NMOS pipe, it can be realized by any circuit of voltage level conversion of realizing in integrated circuit, also can realize by the circuit of any discrete component realization voltage level conversion, also, also can realize by discrete component and integrated circuit block combination to realize by the circuit of any integrated circuit block realization voltage level conversion;
5, according to the described accurate matching current mirror of claim 1, it is characterized in that, described the 3rd operational amplifier, its output terminal links to each other with the grid of a PMOS pipe and the grid of the 2nd PMOS pipe, its positive input terminal links to each other with the drain electrode of a PMOS pipe, its negative input end links to each other with the drain electrode of the 2nd PMOS pipe, guaranteed a PMOS pipe equal with gate source voltage the 2nd PMOS pipe, guaranteed that simultaneously a PMOS pipe and drain-source voltage the 2nd PMOS pipe equate, thereby ensured the electric current that flows through a PMOS pipe and flow through the breadth length ratio of ratio and a PMOS pipe of electric current of the 2nd PMOS pipe and the ratio of the breadth length ratio of the 2nd PMOS pipe equates;
6, according to the described accurate matching current mirror of claim 1, it is characterized in that, described the 7th operational amplifier, its output terminal links to each other with the grid of the 5th NMOS pipe, its positive input terminal links to each other with a reference voltage, its negative input end links to each other with the source electrode of described the 5th NMOS pipe, and links to each other with the drain electrode of described the 6th NMOS pipe, has guaranteed that the drain-source voltage of described the 6th NMOS pipe and the positive input terminal reference voltage voltage of described the 7th operational amplifier equate;
7, according to the described accurate matching current mirror of claim 1, it is characterized in that, described the 6th NMOS pipe, its drain electrode links to each other with the source electrode of described the 5th NMOS pipe, its grid links to each other with the output terminal of described the 4th level shifting circuit, and link to each other with the drain electrode of described the 5th NMOS pipe, its source electrode links to each other with ground, its substrate links to each other with ground, guaranteed that the gate source voltage of described the 6th NMOS pipe and the drain voltage of described the 5th NMOS pipe equate, thereby guaranteed that the source-drain current that flows through described the 6th NMOS pipe equates with the source-drain current that flows through described the 2nd PMOS pipe.
CNA200810033155XA 2008-01-28 2008-01-28 Accurate matching current mirror Pending CN101498949A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNA200810033155XA CN101498949A (en) 2008-01-28 2008-01-28 Accurate matching current mirror

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNA200810033155XA CN101498949A (en) 2008-01-28 2008-01-28 Accurate matching current mirror

Publications (1)

Publication Number Publication Date
CN101498949A true CN101498949A (en) 2009-08-05

Family

ID=40946049

Family Applications (1)

Application Number Title Priority Date Filing Date
CNA200810033155XA Pending CN101498949A (en) 2008-01-28 2008-01-28 Accurate matching current mirror

Country Status (1)

Country Link
CN (1) CN101498949A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102801421A (en) * 2011-05-25 2012-11-28 安凯(广州)微电子技术有限公司 Composite comparator
CN107289594A (en) * 2017-07-24 2017-10-24 珠海格力电器股份有限公司 Air-conditioner set, airconditioning control network and air conditioning control method

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102801421A (en) * 2011-05-25 2012-11-28 安凯(广州)微电子技术有限公司 Composite comparator
CN102801421B (en) * 2011-05-25 2015-07-01 安凯(广州)微电子技术有限公司 Composite comparator
CN107289594A (en) * 2017-07-24 2017-10-24 珠海格力电器股份有限公司 Air-conditioner set, airconditioning control network and air conditioning control method

Similar Documents

Publication Publication Date Title
CN102158180B (en) Switch-type operation amplifier with low power consumption
CN102064707B (en) Input parallel and output parallel combination converter under control of common phase-shifting angle
CN101860335B (en) Double-input operational amplifier shared margin gain amplifying circuit
CN102948074B (en) Oscillating circuit and its operating current control method
CN101625718B (en) Double sampling integrator
CN204089754U (en) A kind of small size low-power consumption high speed current comparator
CN102025352A (en) Hysteresis voltage comparator
CN114878901A (en) DC-DC zero-crossing current detection circuit capable of eliminating offset voltage influence of comparator
CN100521546C (en) Comparer and analog-to-digital converter
CN101498949A (en) Accurate matching current mirror
CN103647519B (en) A kind of input stage of operational amplifier
WO2018219177A1 (en) Level shifting circuit
CN206259921U (en) A kind of quick response dynamic latch comparator
CN108199701A (en) A kind of cmos transmission gate switching circuit of high speed
CN104020339A (en) Programmable current detection circuit
CN202383186U (en) Current sampling circuit of MOSFET switch component
Shubhanand et al. Design and simulation of a high speed CMOS comparator
Bhumireddy et al. Design of low power and high speed comparator with sub-32-nm Double Gate-MOSFET
CN103647557A (en) Analog-to-digital converter (ADC) circuit, electric energy metering circuit and electric energy metering system
CN209497443U (en) A kind of low-power consumption positive or negative high voltage turns low pressure multi-center selection Head switches circuit
CN101334681B (en) Depletion type MOS tube steady voltage source circuit
CN101470141B (en) Overcurrent detecting apparatus
CN203608166U (en) Capacitor-comparator type time amplifier with wide input range
CN103532500A (en) Wide input range capacitor-comparer type time amplification method and amplifier
CN202384988U (en) Switching power supply circuit

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Open date: 20090805