CN1099711C - 半导体器件及其制造方法 - Google Patents
半导体器件及其制造方法 Download PDFInfo
- Publication number
- CN1099711C CN1099711C CN96117912A CN96117912A CN1099711C CN 1099711 C CN1099711 C CN 1099711C CN 96117912 A CN96117912 A CN 96117912A CN 96117912 A CN96117912 A CN 96117912A CN 1099711 C CN1099711 C CN 1099711C
- Authority
- CN
- China
- Prior art keywords
- semiconductor device
- mentioned
- outside
- external terminal
- main body
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
- H01L23/49551—Cross section geometry characterised by bent parts
- H01L23/49555—Cross section geometry characterised by bent parts the bent parts being the outer leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1029—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being a lead frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1041—Special adaptations for top connections of the lowermost container, e.g. redistribution layer, integral interposer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/107—Indirect electrical connections, e.g. via an interposer, a flexible substrate, using TAB
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Geometry (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Wire Bonding (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
一种可实现薄型化、可改善散热性,并可多层化的半导体器件及其制造方法。用铸模树脂5b把IC芯片1、金丝2、管芯垫3b的一部分盖起来。管芯垫3b从铸模树脂5b中露出来。把外部引线4b形成为从与管芯垫3b的外露面同一平面,沿着铸模树脂5b一直到与管芯垫3b相反一侧的铸模树脂5b的表面一侧。因此,可实现半导体器件的薄型化。因使管芯垫外露,故可以改善散热性,并借助于把外部引线4b形成于铸模树脂5b的上下,故使半导体器件的多层化成为可能。
Description
本发明涉及用IC封装密封起来的半导体器件及其制造方法,特别是涉及可实现薄型化,改善散热性及可以实现多层化的半导体器件及其制造方法。
图18是现有的半导体器件的IC封装的断面图。在图18中,1是IC(半导体集成电路)芯片,2是金丝,3a是管芯垫、4a是介以金丝2与IC芯片电连并与基板等进行外部连接的外部引线,5a是铸模树脂。
示于图18的现有的半导体器件中存在着下述I~III的问题。
I.由于与基板等进行电连的外部引线4a被配置为比管芯垫3的位置往下,故半导体器件难于薄型化。
II.由于管芯垫3设于IC封装主体(铸模树脂5a)内部,故散热性差。
III.由于与基板等进行外部接触的外部引线4a仅仅配置在半导体器件的下边的一个方向,故半导体器件的多层化是困难的。
本发明就是为了解决这些问题而创造出来的,目的是提供一种可实现半导体器件的薄型化、可改善散热性、可实现多层化的半导体器件及其制造方法。
本发明的第1方面的课题解决方法是一种半导体器件,具备:半导体集成电路芯片;连接板,其一个主面上设置有上述半导体集成电路芯片,上述连接板在与上述一个主面相反的一侧上具有另一个主面;把上述半导体集成电路芯片,上述连接板的上述一个主面盖起来的半导体器件的封装主体;以及与上述半导体集成电路芯片电连接的外部端子,上述外部端子形成为从与上述连接板的上述另一个主面的同一平面一直到与该另一个主面相反一侧的上述封装主体的表面一侧上,上述连接板的上述另一个主面从上述封装主体中露出。
本发明的第2方面的课题解决方法中,形成于上述外部端子的上述封装主体的表面一侧的部分和上述封装主体的表面是同一平面。
本发明的第3方面的课题解决方法在上述外端子之内还具备有把与外部之间进行连接部分之外的部分盖住的保护材料。
本发明的第4方面的课题解决方法,在上述外部端子的与外部之间的连接部分上还具备有用于把上述外部端子与上述外部进行电连的连接材料。
本发明的第5方面的课题解决方法中,上述外部端子在与外部之间的连接部分上有凸出部分。
本发明的第6方面的课题解决方法中。上述外部端子由多个外部端子构成,每一上述外部端子都在与外部之间的连接部分上有凸出部分,而且每一上述凸出部分都被配置为交错状(stagger)。
本发明的第7方面的课题解决方法还具备有与上述半导体集成电路芯片尚未电连的虚设端子。
本发明的第8方面的课题解决方法把多个第1方面所述的半导体器件堆叠起来并把各自的外部端子电连起来。
本发明的第9方面的课题解决方法还具备有用于把多个第1方面所述的半导体器件连接起来的框架。
本发明的第10方面的课题解决方法具有下述工序:在与连接板同一平面上准备外部端子的工序;把半导体集成电路芯片设置到上述连接板的表面上并进行电连的工序;电连上述半导体集成电路芯片和上述外部端子的工序;形成半导体器件的封装主体,把上述连接板的表面一侧和与其同侧的上述外部端子的一部分覆盖起来的工序;把上述外部端子沿着上述封装主体一直弯曲到该封装主体的表面一侧的工序。
倘采用本发明的第1方面的发明,由于连接板的另一个主面从封装主体中露了出来,故具有可以改善散热性的效果。同时,借助于已把连接板和连接到外部端子的外部的连接部分形成于同一平面上故可实现半导体器件的薄型化,由于外部端子被形成为从与连接板的另一个主面相同的平面一直到与该另一个主面相反一侧的封装主体的表面一侧,故具有可使半导体器件多层化的效果。
倘采用本发明的第2方面的发明,则具有可以防止外部端子弯曲封装主体的外侧方向且在把连接材料供给到与外部端子的外部之间的连接部分上时可以采用通常的网板印刷法的效果。
倘采用本发明的第3方面的发明,则具有可以防止连接材料在与外部的基板连接时流入连接板与外部端子之间的间隙中去的效果。
倘采用本发明的第4方面的发明,则由于已在外部端子上形成了用于进行与外部的基板等连接的连接材料,故具有在装配时不用供给连接材料就可以进行与外部的基板等的连接的效果。
倘采用本发明的第5方面的发明,则由于外部端子在与外部之间的连接部分上有凸出部分故具有可以吸收装配时的半导体器件的偏移并可在装配时得到充分的连接材料的连接性的效果。
倘采用本发明的第6方面的发明,由于把凸出部分设置为交错(stagger)状,故具有使一侧的外部端子的凸出部分与另一侧的相邻外部端子之间的距离变宽,从而可以改善焊锡的桥接的效果。
倘采用本发明的第7方面的发明,则在已把具有虚设端子的第1方面的发明所述的半导体器件多层化了的情况下,具有可以防止本来尚未连接的外部端子彼此之间电连的效果。
倘采用本发明的第8方面的发明,由于把第1方面的发明所述的半导体器件多个堆叠而多层化,故可以减小装配面积且可实现高密度装配化和大容量化。
倘采用本发明的第9方面的发明,则由于用框架进行连接。故具有抑制多层时的半导体器件的位置偏离的效果。
倘采用本发明的第10方面的发明,则具有可以得到第1方面的发明所述的半导体器件。
下边简单说明附图。
图1是本发明的实施形态1的半导体器件的断面图。
图2示出了本发明的实施形态1的半导体器件的制造方法。
图3示出了本发明的实施形态1的半导体器件的制造方法。
图4示出了本发明的实施形态1的半导体器件的制造方法。
图5示出了本发明的实施形态1的半导体器件的制造方法。
图6是本发明的实施形态2的半导体器件的断面图。
图7是本发明的实施形态3的半导体器件的断面图。
图8是本发明的实施形态4的半导体器件的断面图。
图9是本发明的实施形态5的半导体器件的断面图。
图10是本发明的实施形态6的半导体器件的断面图和进行与基板等之间的外部连接的外部引线的连接部分的放大图。
图11是本发明的实施形态7的半导体器件的断面图和进行与基板等之间的外部连接的外部引线的连接部分的放大图。
图12是本发明的实施形态8的半导体器件的多层装配时的断面图。
图13是本发明的实施形态9的半导体器件的多层装配时的断面图。
图14的示意图给出了在本发明的半导体器件的多层装配时,用分配印刷法向半导体器件供给焊锡的方法。
图15的示意图给出了在本发明的半导体器件的多层装配时,用网板印刷法向半导体器件供给焊锡的方法。
图16的示意图给出了在本发明的半导体器件的多层装配时,用电镀法向半导体器件供给焊锡的方法。
图17是用于说明本发明的半导体器件的虚设引线的平面图。
图18是现有的半导体器件的断面图。
实施形态
实施形态1
图1是本发明的实施形态1的半导体器件的断面图。在该图中,1是IC(半导体集成电路)芯片、2是金丝、3b是作为要搭载IC芯片1的连接板的管芯垫、4b是介以金丝2和IC芯片1电连并进行与基板等之间的外部连接的外部引线(外部端子)、5b是作为IC封装主体的铸模树脂。
其次,对本实施形态中的半导体器件的构成进行说明。IC芯片1被连接到管芯垫3b上。铸模树脂5b把IC芯片1、金丝2和管芯垫3b覆盖起来。但是,管芯垫的背面(图的下侧)从铸模树脂中露出来。外部引线4b介以金丝2与IC芯片电连、并形成为从与管芯垫3b之间的同一平面沿着铸模树脂5b的侧壁一直到与管芯垫3b相反一侧的铸模树脂5b的表面一侧(图的上侧)的形状。另外,在与外部的基板(没有画出来)之类之间进行装配时,外部引线4b连接到该外部基板等等上。
其次对示于图1的半导体器件的制造方法进行说明。首先参看图2,在与管芯垫3b同一平面上准备外部引线4b,并把IC芯片1连到管芯垫3b的表面(图中上侧)上(粘芯片)。接着,参看图3,形成使IC芯片1与外部引线4b电连的金丝2(金丝压焊)。其次参看图4,形成把管芯垫3b的表面一侧和管芯垫3b的表面一侧的外部引线4b的一部分盖起来的铸模树脂5b(铸模形成)使得把IC芯片1和金丝2盖起来。其次参看图5,把外部引线4b切断成必要的长度(切引线)。接着,沿着铸模树脂5b弯曲外部引线4b,使外部引线4b存在于从管芯垫3b的背面到其相反一侧的铸模树脂5b的表面一侧(弯引线),这样,示于图1的半导体器件就完成了。
倘采用本实施形态的半导体器件,则有下述①~③的效果。①由于在同一平面上形成管芯垫3b和把外部引线4b连到外部的基板等等上去的连接部分,故可以实现半导体器件的薄型化;②由于使管芯垫3b从铸模树脂5b中露出来,故可以改善散热性;③由于使外部引线4b沿着铸模树脂5b在半导体器件的上下(铸模树脂5b的表面一侧和管芯垫的外露一侧),故可使半导体器件多层化。
实施形态2
图6是本发明的实施形态2的半导体器件的断面图。在图6中,5c是作为IC封装主体的铸模树脂,其他的标号与图1中的标号相对应。
其次对本实施形态中的半导体器件的构成进行说明。把外部引线4b的在铸模树脂5c的表面一侧(图中上侧)上形成的部分构成为与铸模树脂5c的表面为同一平面。其余的构成与实施形态1的半导体器件的构成相同。在图6的半导体器件的铸模树脂5c的表面一侧,例如如后边要讲的实施形态8所示,用焊锡之类的连接材料把本发明的半导体器件连接上去。
倘采用本实施形态的半导体器件,则除了上述①~③的效果之外,由于把外部引线4b在铸模树脂5c的表面一侧上形成的部分作成为与铸模树脂5c的表面为同一平面,故可以防止引线弯曲(外部引线4b弯向铸模树脂5c的外侧方向),且在供给焊锡之类的连接材料时可以采用通常的网板印刷法。
实施形态3
图7是本发明的实施形态3的半导体器件的断面图。在图7中,6是作为保护材料的铸模树脂,它把管芯垫3b的外露面一侧的外部引线4b的与外部的基板等等(未画出)之间的连接部分之外的部分覆盖起来。其他的标号与图1中的标号相对应。
其次对本实施形态中的半导体器件的构成进行说明。外部引线4b之内,除去与外部基板等(未画出)相连接部分之外的部分用铸模树脂6盖了起来。其余的构成与实施形态1的构成一样。特别是在图7所示的半导体器件中,示出的是在外部引线4b的与外部基板等的连接部分之外的部分之内,把存在于管芯垫3b的外露面一侧的外部引线4b与管芯垫3b之间的间隙用铸模树脂6盖起来的情况。
倘采用本实施形态的半导体器件,则除了上述①~③之外,还由于已用铸模树脂6把外部引线4b的与外部的基板等之间的连接部分之外的部分盖了起来,故可以防止用于把外部的基板等与外部引线4b之间连接起来的焊锡之类的连接材料流入到管芯垫3b与外部引线4b之间的间隙中去。
实施形态4
图8是本发明的实施形态4的半导体器件的断面图。在图8中,7是作为保护材料的阻焊剂,用于把管芯垫3b的外露面一侧的外部引线4b的与外部的基板等之间的连接部分以外的部分覆盖起来,其余的标号与图1中的标号对应。
其次对本实施形态中的半导体器件的构成进行说明。外部引线4b之内,把与外部的基板等等(未画出)之间的连接部分以外的部分用阻焊剂盖了起来。除此之外的构成与实施形态1的半导体器件的构成一样。特别是在示于图8的半导体器件中,示出的是把在外部引线4b的与外部的基板等等之间的连接部分以外的部分之内,存在于管芯垫3b的外露面一侧的外部引线4b与管芯垫3b之间的间隙用阻焊剂盖起来的情况。
倘采用本实施形态的半导体器件,则除了上述①~③之外,由于已用阻焊剂7把外部引线4b的与外部的基板等之间的连接部分以外的部分盖了起来。故可以防止用于把外部引线4b与外部的基板等等之间连接起来的焊锡之类的连接材料流入到管芯垫3b与外部引线4b之间的间隙中去。
实施形态5
图9是本发明的实施形态5的半导体器件的断面图。在图9中,8是作为用于与外部的基板等等进行连接的连接材料的焊锡球,其余的标号与图1中的标号相对应。
其次对本实施形态中的半导体器件的构成进行说明。这是一种在外部引线4b的与外部的基板等之间的连接部分上形成了焊锡球8的构成。除此之外的构成与实施形态1的半导体器件的构成一样。特别是示于图9的半导体器件的焊锡球形成于外部引线4b的管芯垫3b的外露面一侧。
倘采用本实施形态的半导体器件,则除了上述①~③之外,由于在外部引线4b上已形成了用于与外部的基板等进行连接的焊锡球8,故在装配时无需供给焊锡就可以进行与外部的基板等等之间的连接。
实施形态6
图10是本发明的实施形态6的半导体器件的外部引线4b的放大图。在图10中,4c是是设于外部引线4b的与外部的基板等之间的连接部分上的凸出部分,除此之外的标号与图1中的标号相对应。
其次对本实施形态中的半导体器件的构成进行说明。这是一种在外部引线4b的与外部之间的连接部分上有凸出部分的构成。除此之外的构成与实施形态1的半导体器件的构成一样。特别是图10所示的半导体器件的外部引线4b,在铸模树脂5b的表面一侧(图中上侧)和管芯垫3b的外露面一侧上,在各自的外部引线4b的与外部的基板等之间的连接部分上有凸出部分4c。
倘采用本实施形态的半导体器件,则除去上述①~③之外,还要加上④由于外部引线4b在与外部之间的连接部分上有凸出部分4c,故可以吸收装配时的半导体器件偏离且可以得到装配时充分的焊锡连续性。
实施形态7
图11是本发明的实施形态7的半导体器件的外部引线4b的放大图。在图11中,4d是设于外部引线4b的与外部的基板等的连接部分上的凸出部分,除此之外的标号与图1中的标号相对应。
其次对本实施形态中的半导体器件的构成进行说明。这是一种外部引线4b的与外部之间的连接部分有凸出部分4d且相邻的外部引线4b的凸出部分4d形成为相互配置不相同的交错状的构成。此外的构成与实施形态1的半导体器件的构成相同。特别是示于图11的半导体器件的外部引线4b,在铸模树脂5b的表面一侧(图中上侧)和管芯垫3b的外露面一侧,在各自的外部引线4b的与外部的基板等之间的连接部分上有交错状地配置的凸出部分4d。
倘采用本实施形态的半导体器件,则除去上述①~③之外,还要加上④由于已把相邻的外部引线4b的凸出部分4d配置为交错状,故一侧的外部引线4b的凸出部分4d与另一侧的外部引线4b之间的距离变宽,故可以改善焊锡之类的连接材料的桥接。
实施形态8
图12是一断面图,它示出了本发明的实施形态8的半导体器件,且示出的是把图1的半导体器件半导体器件多层地重叠起来并装到了基板上的情况。在图12中,9是用于把已重叠成多层半导体器件的半导体彼此之间物理性地、电气性地连接起来的焊锡,10是外部的基板,除此之外的标号与图1中的标号相对应。
其次对本实施形态中的半导体器件的构成进行说明。如图12所示,这是一种把多个图1中的半导体器件用焊锡9把各自的外部引线4b彼此之间进行物理的、电气的连接,使半导体器件上下式地重叠成多层化的构成。此外,除去图1中的半导体器件之外,也可使图6~图11的半导体器件半导体器件多层化。此外,也可把图6~图11的若干种半导体器件组合起来形成多层化。
倘采用本实施形态的半导体器件,则借助于多层化可以缩小装配面积且可大容量化。
实施形态9
图13是本发明的实施形态9的半导体器件的断面图,示出的是把图1的半导体器件堆叠成多层而装配在基板上的情况。在图12中,10是基板,11是连接半导体器件的引线框架,除此之外的标号与图1中的标号相对应。
其次对图13的半导体器件的构成进行说明。如图13所示,这是一种采用把多个图1中所示的半导体器件,用引线框架11把各自的外部引线4b彼此之间进行物理的和电气的连接的办法把半导体器件上下地堆叠起来形成多层化的构成。另外,除去图1的半导体器件之外,也可使图6~图11的半导体器件多层化。另外,也可以把图1~图11的若干种半导体器件组合起来多层化。
倘采用本实施形态的半导体器件,由于多层化,故可以缩小装配面积且可以大容量化。此外,采用引线框架11进行连接。故可以抑制多层时的半导体器件的位置偏离。
作为用于把本发明的半导体器件堆叠成多层时的连接的焊锡的供给方法,可以使用图14所示的那种应用分配器12来供给焊锡的分配法,用图15所示的那种涂刷器(スキ一ジ)13a介以掩模13c供给焊锡13b的网板印刷法,和图16所示的在与外部之间的连接部分上形成焊锡镀层14的电镀法。
此外,如实施形态8,9所示,在把半导体器件作成多层化的情况下,把物理上配置在相同位置上的外部引线彼此之间进行物理的和电气的连接。但是,因外部引线的不同,有时候不进行电连(令这种外部引线为4e,4f)。图17中示出了防止这种情况的实施形态1~实施形态7的半导体器件的变形例。还有,图17是从没有画出来的铸模树脂的表面方向看的图,半导体器件100,101相当于实施形态1~实施形态7的任何一个实施形态的半导体器件。半导体器件100的虚设引线(引线端子)4g与在实施形态1~7中已说明过的外部引线4b主要部分是一样的,但没有与IC芯片1a电连。半导体器件101的虚设引线(引线端子)4h也与此相同。当使半导体器件100的表面与半导体器件101的背面相向地多层化时,则虚设引线4g与外部引线4f,外部引线4e与虚设引线4h将分别物理上连接。因此外部引线4e和4f不进行电连。
Claims (10)
1.一种半导体器件,
具备:
半导体集成电路芯片;
连接板,其一个主面上设置有上述半导体集成电路芯片,上述连接板在与上述一个主面相反的一侧上具有另一个主面;
把上述半导体集成电路芯片,上述连接板的上述一个主面盖起来的半导体器件的封装主体;以及
与上述半导体集成电路芯片电连接的外部端子,上述外部端子形成为从与上述连接板的上述另一个主面的同一平面一直到与该另一个主面相反一侧的上述封装主体的表面一侧上,
上述连接板的上述另一个主面从上述封装主体中露出。
2.权利要求1所述的半导体器件,上述外部端子的形成于上述封装主体的表面一侧的部分与上述封装主体的表面为同一平面。
3.权利要求1所述的半导体器件,还具备把上述外部引线之中,与外部之间的连接部分以外的部分盖起来的保护材料。
4.权利要求1所述的半导体器件,在上述外部端子的与外部之间的连接部分上还具备有用于把上述外部端子与上述外部电连起来的连接材料。
5.权利要求1所述的半导体器件,上述外部端子在与外部之间的连接部分上有凸出部分。
6.权利要求1所述的半导体器件:
上述外部端子由多个外部端子构成;
每一上述外部端子都在与外部之间的连接部分上有凸出部分,且每一个上述凸出部分都被配置成交错状。
7.权利要求1所述的半导体器件,还具备有与上述半导体集成电路芯片未进行电连的虚设端子。
8.一种半导体器件,它把多个权利要求1的半导体器件堆叠起来,并把各自的上述外部端子电连起来。
9.权利要求8所述的半导体器件,还具备有用于把多个权利要求1所述的半导体器件连接起来的框架。
10.一种半导体器件的制造方法,
具备下述工序:
在与连接板同一平面上准备外部端子的工序;
把半导体集成电路芯片设置于上述连接板的表面上工序;
把上述半导体集成电路芯片与上述外部端子电连的工序;
形成把上述连接板的表面一侧以及与之处于相同一侧的上述外部端子的一部分盖起来的半导体器件的封装主体的工序;
把上述外部端子沿着上述封装主体一直弯到该封装主体的表面一侧的工序。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8072414A JPH09260568A (ja) | 1996-03-27 | 1996-03-27 | 半導体装置及びその製造方法 |
JP72414/96 | 1996-03-27 | ||
JP72414/1996 | 1996-03-27 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1160934A CN1160934A (zh) | 1997-10-01 |
CN1099711C true CN1099711C (zh) | 2003-01-22 |
Family
ID=13488609
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN96117912A Expired - Fee Related CN1099711C (zh) | 1996-03-27 | 1996-12-23 | 半导体器件及其制造方法 |
Country Status (6)
Country | Link |
---|---|
US (1) | US5835988A (zh) |
JP (1) | JPH09260568A (zh) |
KR (1) | KR100229518B1 (zh) |
CN (1) | CN1099711C (zh) |
DE (1) | DE19650148B4 (zh) |
TW (1) | TW340257B (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9358576B2 (en) | 2010-11-05 | 2016-06-07 | International Paper Company | Packaging material having moisture barrier and methods for preparing same |
US9365980B2 (en) | 2010-11-05 | 2016-06-14 | International Paper Company | Packaging material having moisture barrier and methods for preparing same |
Families Citing this family (233)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5446620A (en) | 1990-08-01 | 1995-08-29 | Staktek Corporation | Ultra high density integrated circuit packages |
US6025642A (en) * | 1995-08-17 | 2000-02-15 | Staktek Corporation | Ultra high density integrated circuit packages |
US6861290B1 (en) | 1995-12-19 | 2005-03-01 | Micron Technology, Inc. | Flip-chip adaptor package for bare die |
US6001671A (en) * | 1996-04-18 | 1999-12-14 | Tessera, Inc. | Methods for manufacturing a semiconductor package having a sacrificial layer |
US6821821B2 (en) * | 1996-04-18 | 2004-11-23 | Tessera, Inc. | Methods for manufacturing resistors using a sacrificial layer |
KR100240748B1 (ko) * | 1996-12-30 | 2000-01-15 | 윤종용 | 기판을 갖는 반도체 칩 패키지와 그 제조 방법 및 그를 이용한적층 패키지 |
JPH10242360A (ja) * | 1997-02-25 | 1998-09-11 | Oki Electric Ind Co Ltd | 半導体装置 |
KR20000015941A (ko) * | 1997-03-24 | 2000-03-15 | 야스카와 히데아키 | 반도체 장치 및 그 제조 방법 |
JP2924854B2 (ja) * | 1997-05-20 | 1999-07-26 | 日本電気株式会社 | 半導体装置、その製造方法 |
JPH1197619A (ja) * | 1997-07-25 | 1999-04-09 | Oki Electric Ind Co Ltd | 半導体装置及びその製造方法と実装方法 |
EP0895287A3 (en) * | 1997-07-31 | 2006-04-05 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and lead frame for the same |
JP3837215B2 (ja) * | 1997-10-09 | 2006-10-25 | 三菱電機株式会社 | 個別半導体装置およびその製造方法 |
KR100253363B1 (ko) * | 1997-12-02 | 2000-04-15 | 김영환 | 반도체 패키지용 기판과 그 기판을 이용한 랜드 그리드 어레이반도체 패키지 및 그들의 제조 방법 |
KR100246366B1 (ko) * | 1997-12-04 | 2000-03-15 | 김영환 | 에리어 어레이형 반도체 패키지 및 그 제조방법 |
KR100253376B1 (ko) * | 1997-12-12 | 2000-04-15 | 김영환 | 칩 사이즈 반도체 패키지 및 그의 제조 방법 |
JP3285815B2 (ja) | 1998-03-12 | 2002-05-27 | 松下電器産業株式会社 | リードフレーム,樹脂封止型半導体装置及びその製造方法 |
US6072233A (en) | 1998-05-04 | 2000-06-06 | Micron Technology, Inc. | Stackable ball grid array package |
USRE43112E1 (en) | 1998-05-04 | 2012-01-17 | Round Rock Research, Llc | Stackable ball grid array package |
US6143981A (en) | 1998-06-24 | 2000-11-07 | Amkor Technology, Inc. | Plastic integrated circuit package and method and leadframe for making the package |
US6297548B1 (en) | 1998-06-30 | 2001-10-02 | Micron Technology, Inc. | Stackable ceramic FBGA for high thermal applications |
JP3764587B2 (ja) * | 1998-06-30 | 2006-04-12 | 富士通株式会社 | 半導体装置の製造方法 |
JP3842444B2 (ja) | 1998-07-24 | 2006-11-08 | 富士通株式会社 | 半導体装置の製造方法 |
US6153929A (en) | 1998-08-21 | 2000-11-28 | Micron Technology, Inc. | Low profile multi-IC package connector |
US6281568B1 (en) | 1998-10-21 | 2001-08-28 | Amkor Technology, Inc. | Plastic integrated circuit device package and leadframe having partially undercut leads and die pad |
KR100302593B1 (ko) | 1998-10-24 | 2001-09-22 | 김영환 | 반도체패키지및그제조방법 |
US6295220B1 (en) | 1998-11-03 | 2001-09-25 | Zomaya Group, Inc. | Memory bar and related circuits and methods |
US6190425B1 (en) | 1998-11-03 | 2001-02-20 | Zomaya Group, Inc. | Memory bar and related circuits and methods |
JP2000164788A (ja) | 1998-11-20 | 2000-06-16 | Anam Semiconductor Inc | 半導体パッケ―ジ用リ―ドフレ―ムとこれを用いた半導体パッケ―ジ及びその製造方法 |
JP3575001B2 (ja) * | 1999-05-07 | 2004-10-06 | アムコー テクノロジー コリア インコーポレーティド | 半導体パッケージ及びその製造方法 |
JP3398721B2 (ja) | 1999-05-20 | 2003-04-21 | アムコー テクノロジー コリア インコーポレーティド | 半導体パッケージ及びその製造方法 |
USRE40112E1 (en) | 1999-05-20 | 2008-02-26 | Amkor Technology, Inc. | Semiconductor package and method for fabricating the same |
US6274927B1 (en) | 1999-06-03 | 2001-08-14 | Amkor Technology, Inc. | Plastic package for an optical integrated circuit device and method of making |
KR200309906Y1 (ko) | 1999-06-30 | 2003-04-14 | 앰코 테크놀로지 코리아 주식회사 | 반도체 패키지 제조용 리드프레임 |
FR2797348B1 (fr) * | 1999-08-02 | 2001-10-19 | Cit Alcatel | Procede d'obtention d'un module, a haute densite, a partir de composants electroniques, modulaires, encapsules et module ainsi obtenu |
US6572387B2 (en) | 1999-09-24 | 2003-06-03 | Staktek Group, L.P. | Flexible circuit connector for stacked chip module |
KR100403142B1 (ko) | 1999-10-15 | 2003-10-30 | 앰코 테크놀로지 코리아 주식회사 | 반도체패키지 |
KR100355794B1 (ko) | 1999-10-15 | 2002-10-19 | 앰코 테크놀로지 코리아 주식회사 | 리드프레임 및 이를 이용한 반도체패키지 |
KR20010056618A (ko) | 1999-12-16 | 2001-07-04 | 프랑크 제이. 마르쿠치 | 반도체패키지 |
KR20010037247A (ko) | 1999-10-15 | 2001-05-07 | 마이클 디. 오브라이언 | 반도체패키지 |
US6525406B1 (en) | 1999-10-15 | 2003-02-25 | Amkor Technology, Inc. | Semiconductor device having increased moisture path and increased solder joint strength |
KR100355795B1 (ko) | 1999-10-15 | 2002-10-19 | 앰코 테크놀로지 코리아 주식회사 | 반도체패키지 및 그 제조 방법 |
KR100355796B1 (ko) | 1999-10-15 | 2002-10-19 | 앰코 테크놀로지 코리아 주식회사 | 반도체패키지용 리드프레임 및 이를 봉지하기 위한 금형 구조 |
KR20010037254A (ko) | 1999-10-15 | 2001-05-07 | 마이클 디. 오브라이언 | 반도체패키지 |
KR100526844B1 (ko) | 1999-10-15 | 2005-11-08 | 앰코 테크놀로지 코리아 주식회사 | 반도체패키지 및 그 제조방법 |
KR100364978B1 (ko) | 1999-10-15 | 2002-12-16 | 앰코 테크놀로지 코리아 주식회사 | 반도체패키지의 와이어 본딩용 클램프 및 히트블록 |
KR20010037252A (ko) | 1999-10-15 | 2001-05-07 | 마이클 디. 오브라이언 | 반도체패키지 제조용 금형 |
US6847103B1 (en) | 1999-11-09 | 2005-01-25 | Amkor Technology, Inc. | Semiconductor package with exposed die pad and body-locking leadframe |
US6476478B1 (en) | 1999-11-12 | 2002-11-05 | Amkor Technology, Inc. | Cavity semiconductor package with exposed leads and die pad |
KR100421774B1 (ko) | 1999-12-16 | 2004-03-10 | 앰코 테크놀로지 코리아 주식회사 | 반도체패키지 및 그 제조 방법 |
KR100426494B1 (ko) | 1999-12-20 | 2004-04-13 | 앰코 테크놀로지 코리아 주식회사 | 반도체 패키지 및 이것의 제조방법 |
US6483180B1 (en) * | 1999-12-23 | 2002-11-19 | National Semiconductor Corporation | Lead frame design for burr-free singulation of molded array packages |
KR20010058583A (ko) | 1999-12-30 | 2001-07-06 | 마이클 디. 오브라이언 | 리드 엔드 그리드 어레이 반도체패키지 |
US6320251B1 (en) | 2000-01-18 | 2001-11-20 | Amkor Technology, Inc. | Stackable package for an integrated circuit |
US7173336B2 (en) * | 2000-01-31 | 2007-02-06 | Sanyo Electric Co., Ltd. | Hybrid integrated circuit device |
US6404046B1 (en) * | 2000-02-03 | 2002-06-11 | Amkor Technology, Inc. | Module of stacked integrated circuit packages including an interposer |
KR100583494B1 (ko) * | 2000-03-25 | 2006-05-24 | 앰코 테크놀로지 코리아 주식회사 | 반도체패키지 |
KR100559664B1 (ko) | 2000-03-25 | 2006-03-10 | 앰코 테크놀로지 코리아 주식회사 | 반도체패키지 |
US7042068B2 (en) | 2000-04-27 | 2006-05-09 | Amkor Technology, Inc. | Leadframe and semiconductor package made using the leadframe |
US6518659B1 (en) | 2000-05-08 | 2003-02-11 | Amkor Technology, Inc. | Stackable package having a cavity and a lid for an electronic device |
US6424031B1 (en) * | 2000-05-08 | 2002-07-23 | Amkor Technology, Inc. | Stackable package with heat sink |
US6667544B1 (en) * | 2000-06-30 | 2003-12-23 | Amkor Technology, Inc. | Stackable package having clips for fastening package and tool for opening clips |
US6787388B1 (en) * | 2000-09-07 | 2004-09-07 | Stmicroelectronics, Inc. | Surface mount package with integral electro-static charge dissipating ring using lead frame as ESD device |
US6608763B1 (en) | 2000-09-15 | 2003-08-19 | Staktek Group L.P. | Stacking system and method |
US6677667B1 (en) | 2000-11-28 | 2004-01-13 | National Semiconductor Corporation | Leadless leadframe package design that provides a greater structural integrity |
US6933174B1 (en) | 2000-11-28 | 2005-08-23 | National Semiconductor Corporation | Leadless leadframe package design that provides a greater structural integrity |
US6564454B1 (en) | 2000-12-28 | 2003-05-20 | Amkor Technology, Inc. | Method of making and stacking a semiconductor package |
US6448506B1 (en) | 2000-12-28 | 2002-09-10 | Amkor Technology, Inc. | Semiconductor package and circuit board for making the package |
KR20020058209A (ko) | 2000-12-29 | 2002-07-12 | 마이클 디. 오브라이언 | 반도체패키지 |
US6885106B1 (en) | 2001-01-11 | 2005-04-26 | Tessera, Inc. | Stacked microelectronic assemblies and methods of making same |
KR100731007B1 (ko) * | 2001-01-15 | 2007-06-22 | 앰코 테크놀로지 코리아 주식회사 | 적층형 반도체 패키지 |
KR100394030B1 (ko) * | 2001-01-15 | 2003-08-06 | 앰코 테크놀로지 코리아 주식회사 | 적층형 반도체 패키지 |
US6605865B2 (en) | 2001-03-19 | 2003-08-12 | Amkor Technology, Inc. | Semiconductor package with optimized leadframe bonding strength |
US6545345B1 (en) | 2001-03-20 | 2003-04-08 | Amkor Technology, Inc. | Mounting for a package containing a chip |
US6462408B1 (en) | 2001-03-27 | 2002-10-08 | Staktek Group, L.P. | Contact member stacking system and method |
KR100393448B1 (ko) | 2001-03-27 | 2003-08-02 | 앰코 테크놀로지 코리아 주식회사 | 반도체 패키지 및 그 제조 방법 |
KR100369393B1 (ko) | 2001-03-27 | 2003-02-05 | 앰코 테크놀로지 코리아 주식회사 | 리드프레임 및 이를 이용한 반도체패키지와 그 제조 방법 |
US6756658B1 (en) | 2001-04-06 | 2004-06-29 | Amkor Technology, Inc. | Making two lead surface mounting high power microleadframe semiconductor packages |
DE10117889A1 (de) * | 2001-04-10 | 2002-10-24 | Osram Opto Semiconductors Gmbh | Leiterrahmen und Gehäuse für ein strahlungsemittierendes Bauelement, strahlungsemittierendes Bauelement sowie Verfahren zu dessen Herstellung |
DE10119004A1 (de) * | 2001-04-18 | 2002-10-31 | Infineon Technologies Ag | Elektronische Baugruppe aus gestapelten Halbleiterchips und Verfahren zu ihrer Herstellung |
US20030048624A1 (en) * | 2001-08-22 | 2003-03-13 | Tessera, Inc. | Low-height multi-component assemblies |
AU2002337834A1 (en) * | 2001-10-09 | 2003-04-22 | Tessera, Inc. | Stacked packages |
US6611047B2 (en) | 2001-10-12 | 2003-08-26 | Amkor Technology, Inc. | Semiconductor package with singulation crease |
US6940729B2 (en) | 2001-10-26 | 2005-09-06 | Staktek Group L.P. | Integrated circuit stacking system and method |
US6914324B2 (en) | 2001-10-26 | 2005-07-05 | Staktek Group L.P. | Memory expansion and chip scale stacking system and method |
US7656678B2 (en) | 2001-10-26 | 2010-02-02 | Entorian Technologies, Lp | Stacked module systems |
US6576992B1 (en) | 2001-10-26 | 2003-06-10 | Staktek Group L.P. | Chip scale stacking system and method |
US20060255446A1 (en) | 2001-10-26 | 2006-11-16 | Staktek Group, L.P. | Stacked modules and method |
US6798046B1 (en) | 2002-01-22 | 2004-09-28 | Amkor Technology, Inc. | Semiconductor package including ring structure connected to leads with vertically downset inner ends |
US6885086B1 (en) | 2002-03-05 | 2005-04-26 | Amkor Technology, Inc. | Reduced copper lead frame for saw-singulated chip package |
US6608366B1 (en) | 2002-04-15 | 2003-08-19 | Harry J. Fogelson | Lead frame with plated end leads |
US7777321B2 (en) * | 2002-04-22 | 2010-08-17 | Gann Keith D | Stacked microelectronic layer and module with three-axis channel T-connects |
US6806559B2 (en) * | 2002-04-22 | 2004-10-19 | Irvine Sensors Corporation | Method and apparatus for connecting vertically stacked integrated circuit chips |
US6627977B1 (en) | 2002-05-09 | 2003-09-30 | Amkor Technology, Inc. | Semiconductor package including isolated ring structure |
US6841414B1 (en) | 2002-06-19 | 2005-01-11 | Amkor Technology, Inc. | Saw and etch singulation method for a chip package |
US6867071B1 (en) | 2002-07-12 | 2005-03-15 | Amkor Technology, Inc. | Leadframe including corner leads and semiconductor package using same |
AU2003265417A1 (en) * | 2002-08-16 | 2004-03-03 | Tessera, Inc. | Microelectronic packages with self-aligning features |
US7294928B2 (en) * | 2002-09-06 | 2007-11-13 | Tessera, Inc. | Components, methods and assemblies for stacked packages |
US6818973B1 (en) | 2002-09-09 | 2004-11-16 | Amkor Technology, Inc. | Exposed lead QFP package fabricated through the use of a partial saw process |
US7071547B2 (en) | 2002-09-11 | 2006-07-04 | Tessera, Inc. | Assemblies having stacked semiconductor chips and methods of making same |
US6919620B1 (en) | 2002-09-17 | 2005-07-19 | Amkor Technology, Inc. | Compact flash memory card with clamshell leadframe |
US7723210B2 (en) | 2002-11-08 | 2010-05-25 | Amkor Technology, Inc. | Direct-write wafer level chip scale package |
US6905914B1 (en) | 2002-11-08 | 2005-06-14 | Amkor Technology, Inc. | Wafer level package and fabrication method |
US6856010B2 (en) * | 2002-12-05 | 2005-02-15 | Staktek Group L.P. | Thin scale outline package |
US6798047B1 (en) | 2002-12-26 | 2004-09-28 | Amkor Technology, Inc. | Pre-molded leadframe |
US6803648B1 (en) | 2003-01-10 | 2004-10-12 | National Semiconductor Corporation | Integrated circuit packages with interconnects on top and bottom surfaces |
US6750545B1 (en) | 2003-02-28 | 2004-06-15 | Amkor Technology, Inc. | Semiconductor package capable of die stacking |
US6927483B1 (en) | 2003-03-07 | 2005-08-09 | Amkor Technology, Inc. | Semiconductor package exhibiting efficient lead placement |
US6794740B1 (en) | 2003-03-13 | 2004-09-21 | Amkor Technology, Inc. | Leadframe package for semiconductor devices |
US6841029B2 (en) * | 2003-03-27 | 2005-01-11 | Advanced Cardiovascular Systems, Inc. | Surface modification of expanded ultra high molecular weight polyethylene (eUHMWPE) for improved bondability |
US6879034B1 (en) | 2003-05-01 | 2005-04-12 | Amkor Technology, Inc. | Semiconductor package including low temperature co-fired ceramic substrate |
TWI297938B (en) * | 2003-07-15 | 2008-06-11 | Advanced Semiconductor Eng | Semiconductor package |
KR20050016087A (ko) * | 2003-08-06 | 2005-02-21 | 로무 가부시키가이샤 | 반도체장치 |
US6921967B2 (en) | 2003-09-24 | 2005-07-26 | Amkor Technology, Inc. | Reinforced die pad support structure |
TWI228303B (en) * | 2003-10-29 | 2005-02-21 | Advanced Semiconductor Eng | Semiconductor package, method for manufacturing the same and lead frame for use in the same |
US6977431B1 (en) * | 2003-11-05 | 2005-12-20 | Amkor Technology, Inc. | Stackable semiconductor package and manufacturing method thereof |
US7061121B2 (en) | 2003-11-12 | 2006-06-13 | Tessera, Inc. | Stacked microelectronic assemblies with central contacts |
US7633140B2 (en) * | 2003-12-09 | 2009-12-15 | Alpha And Omega Semiconductor Incorporated | Inverted J-lead for power devices |
US20070145548A1 (en) * | 2003-12-22 | 2007-06-28 | Amkor Technology, Inc. | Stack-type semiconductor package and manufacturing method thereof |
CN100413070C (zh) * | 2004-01-30 | 2008-08-20 | 松下电器产业株式会社 | 部件内置模块、配备部件内置模块的电子设备以及部件内置模块的制造方法 |
US7423885B2 (en) | 2004-09-03 | 2008-09-09 | Entorian Technologies, Lp | Die module system |
US7443023B2 (en) | 2004-09-03 | 2008-10-28 | Entorian Technologies, Lp | High capacity thin module system |
US7760513B2 (en) | 2004-09-03 | 2010-07-20 | Entorian Technologies Lp | Modified core for circuit module system and method |
DE102005004160B4 (de) * | 2005-01-28 | 2010-12-16 | Infineon Technologies Ag | CSP-Halbleiterbaustein, Halbleiterschaltungsanordnung und Verfahren zum Herstellen des CSP-Halbleiterbausteins |
CN101138089B (zh) * | 2005-01-31 | 2011-02-09 | 斯班逊有限公司 | 层叠型半导体装置及层叠型半导体装置的制造方法 |
US8093694B2 (en) * | 2005-02-14 | 2012-01-10 | Stats Chippac Ltd. | Method of manufacturing non-leaded integrated circuit package system having etched differential height lead structures |
JP4600124B2 (ja) * | 2005-04-04 | 2010-12-15 | ソニー株式会社 | 半導体パッケージの製造方法 |
US7507603B1 (en) | 2005-12-02 | 2009-03-24 | Amkor Technology, Inc. | Etch singulated semiconductor package |
US7572681B1 (en) | 2005-12-08 | 2009-08-11 | Amkor Technology, Inc. | Embedded electronic component package |
US8471374B2 (en) * | 2006-02-21 | 2013-06-25 | Stats Chippac Ltd. | Integrated circuit package system with L-shaped leadfingers |
SG135979A1 (en) * | 2006-03-08 | 2007-10-29 | Micron Technology Inc | Microelectronic device assemblies including assemblies with recurved leadframes, and associated methods |
US7981702B2 (en) * | 2006-03-08 | 2011-07-19 | Stats Chippac Ltd. | Integrated circuit package in package system |
US7902660B1 (en) | 2006-05-24 | 2011-03-08 | Amkor Technology, Inc. | Substrate for semiconductor device and manufacturing method thereof |
US7968998B1 (en) | 2006-06-21 | 2011-06-28 | Amkor Technology, Inc. | Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package |
SG139573A1 (en) * | 2006-07-17 | 2008-02-29 | Micron Technology Inc | Microelectronic packages with leadframes, including leadframes configured for stacked die packages, and associated systems and methods |
US7888185B2 (en) * | 2006-08-17 | 2011-02-15 | Micron Technology, Inc. | Semiconductor device assemblies and systems including at least one conductive pathway extending around a side of at least one semiconductor device |
US7545029B2 (en) | 2006-08-18 | 2009-06-09 | Tessera, Inc. | Stack microelectronic assemblies |
US7816769B2 (en) * | 2006-08-28 | 2010-10-19 | Atmel Corporation | Stackable packages for three-dimensional packaging of semiconductor dice |
US7417310B2 (en) | 2006-11-02 | 2008-08-26 | Entorian Technologies, Lp | Circuit module having force resistant construction |
US7687893B2 (en) | 2006-12-27 | 2010-03-30 | Amkor Technology, Inc. | Semiconductor package having leadframe with exposed anchor pads |
US8035207B2 (en) * | 2006-12-30 | 2011-10-11 | Stats Chippac Ltd. | Stackable integrated circuit package system with recess |
US7829990B1 (en) | 2007-01-18 | 2010-11-09 | Amkor Technology, Inc. | Stackable semiconductor package including laminate interposer |
US9466545B1 (en) | 2007-02-21 | 2016-10-11 | Amkor Technology, Inc. | Semiconductor package in package |
US7982297B1 (en) | 2007-03-06 | 2011-07-19 | Amkor Technology, Inc. | Stackable semiconductor package having partially exposed semiconductor die and method of fabricating the same |
KR100874882B1 (ko) * | 2007-06-15 | 2008-12-19 | 삼성전자주식회사 | 반도체 스택 패키지 및 그의 제조 방법 |
US7763983B2 (en) * | 2007-07-02 | 2010-07-27 | Tessera, Inc. | Stackable microelectronic device carriers, stacked device carriers and methods of making the same |
US7977774B2 (en) | 2007-07-10 | 2011-07-12 | Amkor Technology, Inc. | Fusion quad flat semiconductor package |
US7893545B2 (en) | 2007-07-18 | 2011-02-22 | Infineon Technologies Ag | Semiconductor device |
SG149726A1 (en) | 2007-07-24 | 2009-02-27 | Micron Technology Inc | Microelectronic die packages with metal leads, including metal leads for stacked die packages, and associated systems and methods |
US7687899B1 (en) | 2007-08-07 | 2010-03-30 | Amkor Technology, Inc. | Dual laminate package structure with embedded elements |
SG150396A1 (en) | 2007-08-16 | 2009-03-30 | Micron Technology Inc | Microelectronic die packages with leadframes, including leadframe-based interposer for stacked die packages, and associated systems and methods |
KR20090032845A (ko) * | 2007-09-28 | 2009-04-01 | 삼성전자주식회사 | 반도체 패키지 및 그의 제조방법 |
US7777351B1 (en) | 2007-10-01 | 2010-08-17 | Amkor Technology, Inc. | Thin stacked interposer package |
US8089159B1 (en) | 2007-10-03 | 2012-01-03 | Amkor Technology, Inc. | Semiconductor package with increased I/O density and method of making the same |
US20090091009A1 (en) * | 2007-10-03 | 2009-04-09 | Corisis David J | Stackable integrated circuit package |
US8140310B2 (en) * | 2007-11-01 | 2012-03-20 | Schlumberger Technology Corporation | Reservoir fracture simulation |
US7847386B1 (en) | 2007-11-05 | 2010-12-07 | Amkor Technology, Inc. | Reduced size stacked semiconductor package and method of making the same |
KR101472900B1 (ko) * | 2007-12-06 | 2014-12-15 | 페어차일드코리아반도체 주식회사 | 몰디드 리드리스 패키지 및 그 제조방법 |
TWI384739B (zh) * | 2008-01-03 | 2013-02-01 | Delta Electronics Inc | 組合式電路及電子元件 |
US7956453B1 (en) | 2008-01-16 | 2011-06-07 | Amkor Technology, Inc. | Semiconductor package with patterning layer and method of making same |
US7723852B1 (en) | 2008-01-21 | 2010-05-25 | Amkor Technology, Inc. | Stacked semiconductor package and method of making same |
US8067821B1 (en) | 2008-04-10 | 2011-11-29 | Amkor Technology, Inc. | Flat semiconductor package with half package molding |
US7768135B1 (en) | 2008-04-17 | 2010-08-03 | Amkor Technology, Inc. | Semiconductor package with fast power-up cycle and method of making same |
SG142321A1 (en) | 2008-04-24 | 2009-11-26 | Micron Technology Inc | Pre-encapsulated cavity interposer |
US7808084B1 (en) | 2008-05-06 | 2010-10-05 | Amkor Technology, Inc. | Semiconductor package with half-etched locking features |
US8125064B1 (en) | 2008-07-28 | 2012-02-28 | Amkor Technology, Inc. | Increased I/O semiconductor package and method of making same |
US8184453B1 (en) | 2008-07-31 | 2012-05-22 | Amkor Technology, Inc. | Increased capacity semiconductor package |
US20110271780A1 (en) | 2008-09-05 | 2011-11-10 | Masahiro Ikemura | Non-transmission-error and non-backlash gears |
US7847392B1 (en) | 2008-09-30 | 2010-12-07 | Amkor Technology, Inc. | Semiconductor device including leadframe with increased I/O |
US7989933B1 (en) | 2008-10-06 | 2011-08-02 | Amkor Technology, Inc. | Increased I/O leadframe and semiconductor device including same |
US8008758B1 (en) | 2008-10-27 | 2011-08-30 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe |
US8188587B2 (en) * | 2008-11-06 | 2012-05-29 | Fairchild Semiconductor Corporation | Semiconductor die package including lead with end portion |
US8089145B1 (en) | 2008-11-17 | 2012-01-03 | Amkor Technology, Inc. | Semiconductor device including increased capacity leadframe |
US8072050B1 (en) | 2008-11-18 | 2011-12-06 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe including passive device |
US7875963B1 (en) | 2008-11-21 | 2011-01-25 | Amkor Technology, Inc. | Semiconductor device including leadframe having power bars and increased I/O |
US7982298B1 (en) | 2008-12-03 | 2011-07-19 | Amkor Technology, Inc. | Package in package semiconductor device |
US8487420B1 (en) | 2008-12-08 | 2013-07-16 | Amkor Technology, Inc. | Package in package semiconductor device with film over wire |
US8680656B1 (en) | 2009-01-05 | 2014-03-25 | Amkor Technology, Inc. | Leadframe structure for concentrated photovoltaic receiver package |
US20170117214A1 (en) | 2009-01-05 | 2017-04-27 | Amkor Technology, Inc. | Semiconductor device with through-mold via |
US8058715B1 (en) | 2009-01-09 | 2011-11-15 | Amkor Technology, Inc. | Package in package device for RF transceiver module |
US10163766B2 (en) * | 2016-11-21 | 2018-12-25 | Semiconductor Components Industries, Llc | Methods of forming leadless semiconductor packages with plated leadframes and wettable flanks |
US8026589B1 (en) | 2009-02-23 | 2011-09-27 | Amkor Technology, Inc. | Reduced profile stackable semiconductor package |
US7960818B1 (en) | 2009-03-04 | 2011-06-14 | Amkor Technology, Inc. | Conformal shield on punch QFN semiconductor package |
KR100950511B1 (ko) | 2009-09-22 | 2010-03-30 | 테세라 리써치 엘엘씨 | 와이어 본딩 및 도전성 기준 소자에 의해 제어되는 임피던스를 포함하는 마이크로전자 어셈블리 |
KR100935854B1 (ko) | 2009-09-22 | 2010-01-08 | 테세라 리써치 엘엘씨 | 와이어 본딩 및 기준 와이어 본딩에 의해 제어되는 임피던스를 가진 마이크로전자 어셈블리 |
US8575742B1 (en) | 2009-04-06 | 2013-11-05 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe including power bars |
US8796561B1 (en) | 2009-10-05 | 2014-08-05 | Amkor Technology, Inc. | Fan out build up substrate stackable package and method |
US8937381B1 (en) | 2009-12-03 | 2015-01-20 | Amkor Technology, Inc. | Thin stackable package and method |
US9691734B1 (en) | 2009-12-07 | 2017-06-27 | Amkor Technology, Inc. | Method of forming a plurality of electronic component packages |
JP5171803B2 (ja) * | 2009-12-28 | 2013-03-27 | ローム株式会社 | 半導体装置 |
CN102117789B (zh) * | 2010-01-04 | 2013-12-04 | 三星半导体(中国)研究开发有限公司 | 半导体芯片封装结构及封装方法 |
US8324511B1 (en) | 2010-04-06 | 2012-12-04 | Amkor Technology, Inc. | Through via nub reveal method and structure |
US8294276B1 (en) | 2010-05-27 | 2012-10-23 | Amkor Technology, Inc. | Semiconductor device and fabricating method thereof |
US8440554B1 (en) | 2010-08-02 | 2013-05-14 | Amkor Technology, Inc. | Through via connected backside embedded circuit features structure and method |
US8581377B2 (en) | 2010-09-16 | 2013-11-12 | Tessera, Inc. | TSOP with impedance control |
US9136197B2 (en) | 2010-09-16 | 2015-09-15 | Tessera, Inc. | Impedence controlled packages with metal sheet or 2-layer RDL |
US8222725B2 (en) * | 2010-09-16 | 2012-07-17 | Tessera, Inc. | Metal can impedance control structure |
US8786083B2 (en) | 2010-09-16 | 2014-07-22 | Tessera, Inc. | Impedance controlled packages with metal sheet or 2-layer RDL |
US8853708B2 (en) * | 2010-09-16 | 2014-10-07 | Tessera, Inc. | Stacked multi-die packages with impedance control |
US8487445B1 (en) | 2010-10-05 | 2013-07-16 | Amkor Technology, Inc. | Semiconductor device having through electrodes protruding from dielectric layer |
US8791501B1 (en) | 2010-12-03 | 2014-07-29 | Amkor Technology, Inc. | Integrated passive device structure and method |
US8390130B1 (en) | 2011-01-06 | 2013-03-05 | Amkor Technology, Inc. | Through via recessed reveal structure and method |
US8648450B1 (en) | 2011-01-27 | 2014-02-11 | Amkor Technology, Inc. | Semiconductor device including leadframe with a combination of leads and lands |
TWI557183B (zh) | 2015-12-16 | 2016-11-11 | 財團法人工業技術研究院 | 矽氧烷組成物、以及包含其之光電裝置 |
US8692377B2 (en) * | 2011-03-23 | 2014-04-08 | Stats Chippac Ltd. | Integrated circuit packaging system with plated leads and method of manufacture thereof |
US8552548B1 (en) | 2011-11-29 | 2013-10-08 | Amkor Technology, Inc. | Conductive pad on protruding through electrode semiconductor device |
US9704725B1 (en) | 2012-03-06 | 2017-07-11 | Amkor Technology, Inc. | Semiconductor device with leadframe configured to facilitate reduced burr formation |
US9129943B1 (en) | 2012-03-29 | 2015-09-08 | Amkor Technology, Inc. | Embedded component package and fabrication method |
US9048298B1 (en) | 2012-03-29 | 2015-06-02 | Amkor Technology, Inc. | Backside warpage control structure and fabrication method |
JP6028592B2 (ja) * | 2013-01-25 | 2016-11-16 | 三菱電機株式会社 | 半導体装置 |
KR101486790B1 (ko) | 2013-05-02 | 2015-01-28 | 앰코 테크놀로지 코리아 주식회사 | 강성보강부를 갖는 마이크로 리드프레임 |
US9826640B2 (en) | 2013-06-26 | 2017-11-21 | E Ink Holdings Inc. | Electronic apparatus |
TWI507772B (zh) * | 2013-06-26 | 2015-11-11 | E Ink Holdings Inc | 電子裝置 |
US8987881B2 (en) * | 2013-07-10 | 2015-03-24 | Freescale Semiconductor, Inc. | Hybrid lead frame and ball grid array package |
KR101563911B1 (ko) | 2013-10-24 | 2015-10-28 | 앰코 테크놀로지 코리아 주식회사 | 반도체 패키지 |
US9287227B2 (en) | 2013-11-29 | 2016-03-15 | STMicroelectronics (Shenzhen) R&D Co. Ltd | Electronic device with first and second contact pads and related methods |
CN104681504A (zh) * | 2013-11-29 | 2015-06-03 | 意法半导体研发(深圳)有限公司 | 具有第一和第二接触焊盘的电子设备及相关方法 |
CN104838494B (zh) * | 2013-12-05 | 2017-06-23 | 新电元工业株式会社 | 引线框架、模具、附带贴装元件的引线框架的制造方法 |
TWI550823B (zh) * | 2014-04-10 | 2016-09-21 | 南茂科技股份有限公司 | 晶片封裝結構 |
US9673122B2 (en) | 2014-05-02 | 2017-06-06 | Amkor Technology, Inc. | Micro lead frame structure having reinforcing portions and method |
JP6357371B2 (ja) * | 2014-07-09 | 2018-07-11 | 新光電気工業株式会社 | リードフレーム、半導体装置及びリードフレームの製造方法 |
CN105810654A (zh) * | 2014-12-30 | 2016-07-27 | 展讯通信(上海)有限公司 | 一种引线框架型封装体 |
CN104701272B (zh) * | 2015-03-23 | 2017-08-25 | 矽力杰半导体技术(杭州)有限公司 | 一种芯片封装组件及其制造方法 |
US9917041B1 (en) * | 2016-10-28 | 2018-03-13 | Intel Corporation | 3D chip assemblies using stacked leadframes |
US10128169B1 (en) * | 2017-05-12 | 2018-11-13 | Stmicroelectronics, Inc. | Package with backside protective layer during molding to prevent mold flashing failure |
US10741466B2 (en) * | 2017-11-17 | 2020-08-11 | Infineon Technologies Ag | Formation of conductive connection tracks in package mold body using electroless plating |
EP3499552A1 (en) * | 2017-12-14 | 2019-06-19 | Nexperia B.V. | Semiconductor device and method of manufacture |
DE102017129924B4 (de) * | 2017-12-14 | 2021-04-29 | Infineon Technologies Ag | Verkapseltes, anschlussleiterloses package mit zumindest teilweise freiliegender innenseitenwand eines chipträgers, elektronische vorrichtung, verfahren zum herstellen eines anschlussleiterlosen packages und verfahren zum herstellen einer elektronischen vorrichtung |
CN109950214A (zh) * | 2017-12-20 | 2019-06-28 | 安世有限公司 | 芯片级封装半导体器件及其制造方法 |
TW201937673A (zh) * | 2018-03-01 | 2019-09-16 | 鈺橋半導體股份有限公司 | 具有散熱特性之三維可堆疊式半導體組體 |
US11133281B2 (en) | 2019-04-04 | 2021-09-28 | Infineon Technologies Ag | Chip to chip interconnect in encapsulant of molded semiconductor package |
CN112018052A (zh) | 2019-05-31 | 2020-12-01 | 英飞凌科技奥地利有限公司 | 具有可激光活化模制化合物的半导体封装 |
IT202000008269A1 (it) | 2020-04-17 | 2021-10-17 | St Microelectronics Srl | Dispositivo elettronico di potenza incapsulato impilabile per montaggio superficiale e disposizione circuitale |
US11587800B2 (en) | 2020-05-22 | 2023-02-21 | Infineon Technologies Ag | Semiconductor package with lead tip inspection feature |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58164248A (ja) * | 1982-03-25 | 1983-09-29 | Nec Corp | チツプキヤリア半導体装置およびその組立体 |
FR2629272B1 (fr) * | 1988-03-22 | 1990-11-09 | Bull Sa | Support de circuit integre de haute densite et appareil d'etamage selectif des conducteurs du support |
JPH02310957A (ja) * | 1989-05-26 | 1990-12-26 | Hitachi Ltd | 半導体装置 |
US5583375A (en) * | 1990-06-11 | 1996-12-10 | Hitachi, Ltd. | Semiconductor device with lead structure within the planar area of the device |
JPH04174547A (ja) * | 1990-11-07 | 1992-06-22 | Nec Corp | 表面実装型電力用半導体装置 |
JPH04225545A (ja) * | 1990-12-27 | 1992-08-14 | Mitsubishi Electric Corp | 表面実装形集積回路 |
US5157480A (en) * | 1991-02-06 | 1992-10-20 | Motorola, Inc. | Semiconductor device having dual electrical contact sites |
JPH04256351A (ja) * | 1991-02-08 | 1992-09-11 | Nec Corp | Icパッケージ |
JPH05190743A (ja) * | 1992-01-08 | 1993-07-30 | Hitachi Ltd | プリント基板の実装方式 |
JP3124381B2 (ja) * | 1992-07-07 | 2001-01-15 | 株式会社日立製作所 | 半導体装置及び実装構造体 |
JPH0685161A (ja) * | 1992-09-07 | 1994-03-25 | Hitachi Ltd | 高密度実装型半導体装置 |
JPH06209054A (ja) * | 1993-01-08 | 1994-07-26 | Mitsubishi Electric Corp | 半導体装置 |
JPH0722567A (ja) * | 1993-07-01 | 1995-01-24 | Fujitsu Miyagi Electron:Kk | モールド樹脂封止型半導体装置とその製造方法 |
KR970010678B1 (ko) * | 1994-03-30 | 1997-06-30 | 엘지반도체 주식회사 | 리드 프레임 및 이를 이용한 반도체 패키지 |
JPH0846104A (ja) * | 1994-05-31 | 1996-02-16 | Motorola Inc | 表面実装電子素子およびその製造方法 |
KR0134648B1 (ko) * | 1994-06-09 | 1998-04-20 | 김광호 | 노이즈가 적은 적층 멀티칩 패키지 |
US5600179A (en) * | 1994-09-27 | 1997-02-04 | Nec Corporation | Package for packaging a semiconductor device suitable for being connected to a connection object by soldering |
-
1996
- 1996-03-27 JP JP8072414A patent/JPH09260568A/ja active Pending
- 1996-10-24 US US08/736,405 patent/US5835988A/en not_active Expired - Fee Related
- 1996-11-07 TW TW085113597A patent/TW340257B/zh active
- 1996-12-03 DE DE19650148A patent/DE19650148B4/de not_active Expired - Fee Related
- 1996-12-13 KR KR1019960064979A patent/KR100229518B1/ko not_active IP Right Cessation
- 1996-12-23 CN CN96117912A patent/CN1099711C/zh not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9358576B2 (en) | 2010-11-05 | 2016-06-07 | International Paper Company | Packaging material having moisture barrier and methods for preparing same |
US9365980B2 (en) | 2010-11-05 | 2016-06-14 | International Paper Company | Packaging material having moisture barrier and methods for preparing same |
Also Published As
Publication number | Publication date |
---|---|
CN1160934A (zh) | 1997-10-01 |
DE19650148A1 (de) | 1997-10-02 |
US5835988A (en) | 1998-11-10 |
JPH09260568A (ja) | 1997-10-03 |
TW340257B (en) | 1998-09-11 |
DE19650148B4 (de) | 2005-03-17 |
KR970067810A (ko) | 1997-10-13 |
KR100229518B1 (ko) | 1999-11-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1099711C (zh) | 半导体器件及其制造方法 | |
CN1093318C (zh) | 半导体装置及其制造方法 | |
CN1151554C (zh) | 半导体器件、其制造方法以及组合型半导体器件 | |
CN100341127C (zh) | 半导体器件 | |
CN100343965C (zh) | 具有上下导电层的导通部的半导体装置及其制造方法 | |
CN1298034C (zh) | 半导体封装及其制造方法 | |
CN1512580A (zh) | 半导体装置及其制造方法 | |
CN1198335C (zh) | 半导体装置 | |
CN101034689A (zh) | 双密封半导体封装及其制造方法 | |
CN1477688A (zh) | 半导体模块及制造半导体模块的方法 | |
CN1150328A (zh) | 半导体芯片封装件的制造方法 | |
CN1945817A (zh) | 半导体器件及其制造方法 | |
CN1914699A (zh) | 电子元件的制造方法、母板和电子元件 | |
CN1619787A (zh) | 半导体装置 | |
CN1771599A (zh) | 面装配型电子部件及其制造方法 | |
CN1155067C (zh) | 半导体器件的生产方法 | |
CN1591841A (zh) | 带式电路基板及使用该带式电路基板的半导体芯片封装 | |
CN1925141A (zh) | 晶片封装结构 | |
CN1716581A (zh) | 元件搭载基板 | |
CN1498063A (zh) | 电路装置的制造方法 | |
CN1832659A (zh) | 电路装置及其制造方法 | |
CN1185913C (zh) | 带有凸块的布线电路板及其制造方法 | |
CN1521842A (zh) | 电子部件的安装体及其制造方法 | |
CN1577840A (zh) | 半导体器件的堆叠封装 | |
CN1767178A (zh) | 半导体载板及其制造方法与半导体封装组件 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C06 | Publication | ||
PB01 | Publication | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C19 | Lapse of patent right due to non-payment of the annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |