CN1326366C - Wireless communication simulator and simulating method for TDMA Ad hoc network - Google Patents
Wireless communication simulator and simulating method for TDMA Ad hoc network Download PDFInfo
- Publication number
- CN1326366C CN1326366C CNB2005100403111A CN200510040311A CN1326366C CN 1326366 C CN1326366 C CN 1326366C CN B2005100403111 A CNB2005100403111 A CN B2005100403111A CN 200510040311 A CN200510040311 A CN 200510040311A CN 1326366 C CN1326366 C CN 1326366C
- Authority
- CN
- China
- Prior art keywords
- module
- communication module
- simulator
- synchronous communication
- time slot
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Abstract
The present invention relates to a wireless communication module emulator based on a time-division multiplex access self-organization network, which is a device applied to a wireless communication, a computer network and a system simulation and a method. The simulator comprises a PCI interface unit (1), a serial EEPEOM configuration module (2), a clock source (3), a synchronous communication module (4), a TTL test socket (5), an RS-232 level conversion module (6) and a clock driving module (7), wherein the output end of the serial EEPEOM configuration module is connected with the input end of the PCI interface unit which is connected with the outer part through a PIC data/address bus and a bus control signal line, and the PCI interface unit is connected with the synchronous communication module through a local address line, a local data line and a local bus control signal line. The synchronous communication module is connected with the clock driving module through a synchronous communication clock line, the output end of the clock driving module is connected with the TTL test socket, and the synchronous communication module is connected with the TTL test socket through a passage one to a passage eight, and the output end of the TTL test socket is connected with the RS-232 level conversion module.
Description
Technical field
The present invention is a kind of apparatus and method that are applied to radio communication, computer network and system emulation, especially a kind of wireless communication module simulator and emulation mode thereof that is applied to based on TDMA Ad hoc network.
Background technology
Based on the self-organizing network of time-division multiplex access (TDMA), be a kind of latticed form that wireless communication node makes up in the TDMA mode.According to the network layer and the function of OSI definition, the inner function module of the wireless communication node of self-organizing network can be divided into wireless communication module and wireless network module.The TDMA mode has determined wireless network module that wireless communication module has been adopted time-multiplexed form, and the least unit in the communication is a time slot.Need to prove have the wireless communication node of infrastructure different with tradition, each node all participates in forwarding of data in the self-organizing network, and data may be transmitted the final destination node that arrives through a plurality of nodes from source node.Wireless communication node in general sense only is responsible for the data transmit-receive in the jumping scope.Such self-organizing network has following advantage:
● there is the mulitpath transmission in system, fully improves the stability of a system;
● wireless communication node can provide high bandwidth to the user by the mode of short distance relay;
● can provide multiple spot to insert by the mode of spatial reuse, enlarge network range;
According to foregoing description, in conjunction with the netprotocol model of OSI, wireless communication module is responsible for finishing physical layer protocol; Wireless network module is responsible for finishing the agreement of data link layer and network layer and above level.The main communication protocol that needs to realize in the design of wireless network module comprises two at present: one is the multiple spot access protocol of data link aspect, and this agreement is responsible for solving the problem how wireless communication node takies the time slot access channel.Another is the wireless Routing Protocol of network level, and this agreement is responsible for solving the problem of mutual advertise network topology information between the wireless communication node.
Above-mentioned two important protocol need the multiple topological condition of analog node when debugging, traditional theoretical simulation device can't cooperate debugging with the system of reality, and adopt the matter emulation of wireless communication module not only to cost dearly in physical layer, and can't satisfy that the node scale can be expanded, requirements such as network topology flexible transformation and network parameter (as the error rate) flexible transformation.
Summary of the invention
Technical problem: the purpose of this invention is to provide a kind of wireless communication module simulator and emulation mode thereof based on TDMA Ad hoc network, make on the one hand, during the debugging protocol code, wireless network module can adopt the direct-connected simulator with the actual motion system; On the other hand, do not connect expensive wireless communication module (comprising digital signal processing hardware and physical layer channel equipment usually), can revise topology situation, the error rate and node scale easily.
Technical scheme: the present invention is based on the ad hoc network communication protocol emulator (hereinafter to be referred as simulator) of TDMA, and a plurality of wireless network modules are connected with simulator by local communication interface.This simulator comprises pci interface unit, serial EEPROM configuration module, clock source, synchronous communication module, TTL test jack, RS-232 level switch module, timepiece drive module, wherein, the input of the output termination pci interface unit of serial EEPROM configuration module, the pci interface unit is connected with the outside by pci data/address bus, pci bus control signal wire, is connected with the synchronous communication module by local address line, local data line, local bus control signal wire; The synchronous communication module connects timepiece drive module by the synchronous communication clock line, the output termination TTL test jack of timepiece drive module, the synchronous communication module is joined to passage eight and TTL test jack by passage one, TTL test jack output termination RS-232 level switch module.Here said local communication interface is exactly wireless network module employed interface shape when linking to each other with wireless communication module is actual, and wireless network module just is considered as the actual wireless communication module and the combination of channel to simulator like this.Wireless network module is indicated according to interface signal, the time slot data are sent to simulator, after simulator receives data, give main frame by pci bus, main frame is by to the cognition of network topology and setting in advance of the error rate, the data of calculating after synthesizing are returned to simulator, and give each wireless network module by simulator.Can support maximum eight wireless network modules in the present design.
Program process as shown in Figure 2 during simulator and wireless network module mutual.Detailed simulation flow is as follows:
1, the synchronous communication module [4] on the simulator is carried out the counting of time slot according to clock source [3] reference clock of giving.Produce interrupt signal when arriving set point.
2, interrupt signal is delivered on the pci bus by pci interface unit [1], informs that the main frame time slot interrupts arriving.
3, the interrupt signal slot synchronization index signal that is converted into each passage is sent to TTL test jack [5] and RS232 level switch module [6].Finally give each external wireless network module of simulator.
4, the synchronous communication module [4] of simulator sends the emulation transmission result data of each wireless network node of N time slot to each wireless network module via TTL test jack [5] or RS232 level switch module [6];
5, each wireless network module sends the data to be transmitted of N+2 time slot to by TTL test jack [5] or RS232 level switch module [6] the synchronous communication module of simulator.
6, after simulator is received the data of N+2 time slot, send data to main frame by pci interface unit [1], simulator enters the state of waiting for that the N+1 time slot interrupts.
7, main frame synthesizes calculating according to interstitial content, the topological condition of N+1 time slot to transmitting data after receiving interrupt signal, determines the preliminary simulation results of N+1 time slot.
8, main frame is made amendment to the preliminary simulation results of N+1 time slot according to error rate setting, obtains final simulation result.
9, main frame writes the buffering area of the synchronous communication module of simulator by pci interface unit [1] with the final simulation result of N+1 time slot, and main frame enters the state of waiting for that the N+1 time slot interrupts.
Utilize the common local communication interface (, saying that from protocol hierarchy this is a service interface) of synchronous serial interface simulation with the interface of wireless communication module.Utilize main frame simulation topological sum channel situation (saying that from protocol hierarchy this is a physical layer protocol).
On simulator side synchronous communication Module Design, for the self-organizing network of adaptive different TDMA parameters, the present invention has adjusted buffer size and the buffer pool size in the synchronous communication module, finally satisfies following characteristic.
● the size of time slot can be provided with between 4 ~ 32 milliseconds.
● interstitial content can dispose between 2 ~ 8.
Beneficial effect: this invention has following advantage:
1. need not expensive bottom wireless communication module and just can carry out the protocol function and the performance test of wireless network module;
2. can change the topological sum interstitial content easily, need not actual connection wireless channel;
3. can use different tdma slot parameters to set up network easily, carry out emulation;
Description of drawings
Fig. 1 is the application scenarios schematic diagram,
Fig. 2 is the mutual schematic diagram of simulator and wireless network module.
Fig. 3 is a circuit module structural representation of the present invention.Wherein have: pci interface unit 1, serial EEPROM configuration module 2, clock source 3, synchronous communication module 4, TTL test jack 5, RS-232 level switch module 6, timepiece drive module 7.
Fig. 4, Fig. 5 and Fig. 6 are circuit theory diagrams of the present invention, and wherein Fig. 4 is pci bus interface U21, and the electrical schematic diagram of U22 and U23; Fig. 5 is the electrical schematic diagram of synchronous communication module U19 and crystal oscillator U20; Fig. 6 is the input/output bus electrical schematic diagram, comprises level switch module U0, U1, U2, U3, U4, U5, U6, U7, U17, TTL interface U16 and the U15 electrical schematic diagram of the expansion of bus driver ability.
Embodiment
Structurally, wireless communication module simulator based on TDMA Ad hoc network, it is characterized in that this simulator comprises pci interface unit 1, serial EEPROM configuration module 2, clock source 3, synchronous communication module 4, TTL test jack 5, RS-232 level switch module 6, timepiece drive module 7, wherein, the input of the output termination pci interface unit 1 of serial EEPROM configuration module 2, pci interface unit 1 is by pci data/address bus, the pci bus control signal wire is connected with the outside, by the local address line, local data line, the local bus control signal wire is connected with synchronous communication module 4; Synchronous communication module 4 connects timepiece drive module 7 by the synchronous communication clock line, the output termination TTL test jack 5 of timepiece drive module 7, synchronous communication module 4 is joined to passage eight and TTL test jack 5 by passage one, TTL test jack 5 output termination RS-232 level switch modules 6.The synchronous communication process chip SAB82538 that the synchronous communication module has adopted Infineon's science and technology to produce, because it can satisfy three requirements of system:
● synchronous communication speed can reach 10Mb/s, satisfies the ability of current emulation TDMA network;
● local bus interface is clear, can be connected with the standard pci interface chip easily;
● external interface standard, can join simulation standard, general synchronous communication service interface easily with wireless communication module;
The peripheral circuit of synchronous communication module mainly is a clock source, is operated in 18MHz.Another is the external clock driver module, and we have used the clock driver chip of the 74HC244 of TI company as eight passages, satisfies to drive requirement.
The pci interface unit has adopted the PCI9052 chip of PLX company, and it can just satisfy following two requirements:
● the pci interface of standard;
● local bus interface is clear, makes the synchronous communication module to be connected with pci interface chip easily; Can expand another eight tunnel synchronous communications module.
● general input/output port is provided, satisfies the local communication interface control needs of different bottom physical modules;
The peripheral circuit of pci interface unit mainly is a serial EEPROM that the configuration that powers on is provided.We have used NS93C46 as this module.The interface testing socket of TTL mainly adopts the IDC36 socket of standard, and the effect of this module is to be convenient to provide the wireless network module of TTL sync cap to insert on the one hand; Be convenient to expand the different physical layer transmission agreement of support on the other hand.The RS232 level switch module has mainly adopted the MAX239 of U.S. letter company, because it can provide three tunnel inputs and five tunnel to export on monolithic, can satisfy an interface requirements on the passage fully like this.
Fig. 3 has provided the block diagram that sub-module constitutes, and pci interface unit 1 makes up based on PLX PCI9052 and forms.Form the pci bus interface signal of telecommunication of standard on the one hand, be connected with synchronous communication module 4 with the local bus control signal with local address line (8), local data line (16) on the other hand.Form by U21, U23A and U23B at this interface unit of circuit theory diagrams Fig. 5.
Serial EEPROM configuration module 2 makes up based on serial EEPROM 93C46 and forms, and this module is connected with pci interface unit 1 by universal serial bus.On circuit theory diagrams Fig. 5, constitute by U22.
The clock source 3 of synchronous communication module forms based on the crystal oscillator structure of a 18MHz, supplies with synchronous communication module 4 by two clock incoming lines.On circuit theory diagrams Fig. 5, constitute by U21.
RS-232 level switch module 6 constitutes based on eight MAX239, and the switching signal of the most frequently used RS-232 level is provided.Input side is connected with TTL test jack 5 by the TTL interface on the one hand, is output to standard RS-232 serial ports socket on the other hand.On circuit theory diagrams Fig. 6, constitute by U0, U1, U2, U3, U4, U5, U6, U7.
Timepiece drive module 7 is responsible for producing the needed clock drive signal of synchronous communication.Constitute based on 74HC244.On circuit theory diagrams Fig. 6, constitute by U18.
Emulation mode based on the wireless communication module simulator of TDMA Ad hoc network is as follows:
1), the synchronous communication module 4 on the simulator is according to clock source 3 reference clock of giving, and carries out the counting of time slot, produces interrupt signal when arriving set point;
2), interrupt signal delivers on the pci bus by pci interface unit 1, informs that the main frame time slot interrupts arriving;
3), the interrupt signal slot synchronization index signal that is converted into each passage is sent to TTL test jack 5 and RS232 level switch module 6, finally gives each external wireless network module of simulator;
4), the synchronous communication module 4 of simulator sends the emulation transmission result data of N time slot to each wireless network module via TTL test jack 5 or RS232 level switch module 6;
5), each wireless network module sends the synchronous communication module of simulator to by TTL test jack 5 or RS232 level switch module 6 data to be transmitted with the N+2 time slot;
6), after simulator receives the data of N+2 time slot, send data to main frame by pci interface unit 1, simulator enters the state of waiting for that the N+1 time slot interrupts;
7), main frame receives that interstitial content, the topological condition according to the N+1 time slot synthesized calculating to transmitting data after the interrupt signal, determines the preliminary simulation results of N+1 time slot;
8), main frame is according to error rate setting, and the preliminary simulation results of N+1 time slot is made amendment, and obtains final simulation result;
9), main frame writes the buffering area of the synchronous communication module of simulator by pci interface unit 1 with the final simulation result of N+1 time slot, main frame enters the state of waiting for that the N+1 time slot interrupts.
Claims (2)
1, a kind of wireless communication module simulator based on TDMA Ad hoc network, it is characterized in that this simulator comprises pci interface unit (1), serial EEPROM configuration module (2), clock source (3), synchronous communication module (4), TTL test jack (5), RS-232 level switch module (6), timepiece drive module (7), wherein, the input of the output termination pci interface unit (1) of serial EEPROM configuration module (2), pci interface unit (1) is by pci data/address bus, the pci bus control signal wire is connected with the outside, by the local address line, local data line, the local bus control signal wire is connected with synchronous communication module (4); Synchronous communication module (4) connects timepiece drive module (7) by the synchronous communication clock line, the output termination TTL test jack (5) of timepiece drive module (7), synchronous communication module (4) is joined to passage eight and TTL test jack (5) by passage one, TTL test jack (5) output termination RS-232 level switch module (6).
2, a kind of emulation mode of having used the wireless communication module simulator based on TDMA Ad hoc network as claimed in claim 1 is characterized in that simulation flow is as follows:
1), the synchronous communication module (4) on the simulator is according to clock source (3) reference clock of giving, and carries out the counting of time slot, produces interrupt signal when arriving set point;
2), interrupt signal delivers on the pci bus by pci interface unit (1), informs that the main frame time slot interrupts arriving;
3), the interrupt signal slot synchronization index signal that is converted into each passage is sent to TTL test jack (5) and RS232 level switch module (6), finally gives each external wireless network module of simulator;
4), the synchronous communication module (4) of simulator sends the emulation transmission result data of N time slot to each wireless network module via TTL test jack (5) or RS232 level switch module (6);
5), each wireless network module sends the data to be transmitted of N+2 time slot to by TTL test jack (5) or RS232 level switch module (6) the synchronous communication module of simulator;
6), after simulator receives the data of N+2 time slot, send data to main frame by pci interface unit (1), simulator enters the state of waiting for that the N+1 time slot interrupts;
7), main frame receives that interstitial content, the topological condition according to the N+1 time slot synthesized calculating to transmitting data after the interrupt signal, determines the preliminary simulation results of N+1 time slot;
8), main frame is according to error rate setting, and the preliminary simulation results of N+1 time slot is made amendment, and obtains final simulation result;
9), main frame writes the buffering area of the synchronous communication module of simulator by pci interface unit (1) with the final simulation result of N+1 time slot, main frame enters the state of waiting for that the N+1 time slot interrupts.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100403111A CN1326366C (en) | 2005-05-30 | 2005-05-30 | Wireless communication simulator and simulating method for TDMA Ad hoc network |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100403111A CN1326366C (en) | 2005-05-30 | 2005-05-30 | Wireless communication simulator and simulating method for TDMA Ad hoc network |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1719792A CN1719792A (en) | 2006-01-11 |
| CN1326366C true CN1326366C (en) | 2007-07-11 |
Family
ID=35931522
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2005100403111A Expired - Fee Related CN1326366C (en) | 2005-05-30 | 2005-05-30 | Wireless communication simulator and simulating method for TDMA Ad hoc network |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1326366C (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7412554B2 (en) * | 2006-06-15 | 2008-08-12 | Nvidia Corporation | Bus interface controller for cost-effective high performance graphics system with two or more graphics processing units |
| CN100594688C (en) * | 2007-05-18 | 2010-03-17 | 北京大学 | Simulating moving self organization network method |
| CN102364982A (en) * | 2011-11-29 | 2012-02-29 | 电信科学技术研究院 | Method for synchronizing groups and terminal in mixed self-organizing network |
| DE112016005819T5 (en) * | 2015-12-16 | 2018-08-30 | Sony Corporation | COMMUNICATION DEVICE, COMMUNICATION PROCESS, PROGRAM AND COMMUNICATION SYSTEM |
| CN109283853A (en) * | 2018-08-28 | 2019-01-29 | 中国科学院长春光学精密机械与物理研究所 | A kind of space loading remote-control data Transmission system and method |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6574266B1 (en) * | 1999-06-25 | 2003-06-03 | Telefonaktiebolaget Lm Ericsson (Publ) | Base-station-assisted terminal-to-terminal connection setup |
| CN1571326A (en) * | 2003-04-26 | 2005-01-26 | 三星电子株式会社 | Apparatus and method for retransmitting data packets in mobile ad hoc network environment |
-
2005
- 2005-05-30 CN CNB2005100403111A patent/CN1326366C/en not_active Expired - Fee Related
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6574266B1 (en) * | 1999-06-25 | 2003-06-03 | Telefonaktiebolaget Lm Ericsson (Publ) | Base-station-assisted terminal-to-terminal connection setup |
| CN1571326A (en) * | 2003-04-26 | 2005-01-26 | 三星电子株式会社 | Apparatus and method for retransmitting data packets in mobile ad hoc network environment |
Non-Patent Citations (1)
| Title |
|---|
| 基于TD-SCDMA的移动自组织网络终端节点设计研究 王鹏；孙韶辉；谢永斌，数据通信，第4期 2004 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1719792A (en) | 2006-01-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1326366C (en) | Wireless communication simulator and simulating method for TDMA Ad hoc network | |
| CN101447915B (en) | Method for realizing automatic and smooth switch among different network topology structures and network device thereof | |
| KR100286080B1 (en) | A data transmitting and receiving method using data link | |
| JP2011254415A (en) | Wireless device and wireless base station device | |
| CN107347202A (en) | The initial access method and device that a kind of terminal is cut into slices under framework in network | |
| AU1278200A (en) | Method for managing bandwidth in a communication network comprising a cordless connection | |
| US20010033555A1 (en) | System for realization of a base station controller in compact PCI | |
| CN101355601B (en) | Network official telephone for digital microwave system and implementing method thereof | |
| CN101415027A (en) | Communication module based on HDLC protocol, and control method for data real time forwarding and storage | |
| CN207976991U (en) | A kind of high speed 4G concentrators communication module and power information acquisition system | |
| CN107465711A (en) | A kind of serial port communication method, control terminal and veneer | |
| CN103179014A (en) | LLDP (link layer discovery protocol) massage processing method and device | |
| CN109525972A (en) | A kind of method, terminal and system controlling other terminals by Bluetooth information | |
| CN216751793U (en) | Multifunctional multi-protocol intelligent gateway | |
| CN101702839A (en) | Device and method for implementing inverting function of main link and standby link of Ir interface | |
| CN1307825C (en) | Environmental simulator for high-speed communicating network | |
| CN101902718B (en) | Diameter credit control (DDC) protocol-based method and system for charging telecommunication service in real time | |
| CN1972314B (en) | Serial interface simulation method on Ethernet interface and component applying the same | |
| CN201323593Y (en) | Network device for automatic smooth switching between various network topology structures | |
| CN100401705C (en) | Wired local network analog platform construction method of mobile radio self-organizing network | |
| CN103326783B (en) | A kind of method for transmitting signals and relevant device and signal transmission system | |
| CN201750567U (en) | 3G multi-card multi-mode high-speed wireless collecting and transmitting device | |
| CN214236813U (en) | Welding controller and robot communication system | |
| CN206004656U (en) | A kind of intelligent intercom with bridge joint transmitting device | |
| CN102118818B (en) | Space-based routing forwarding platform and space-based routing exchange system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20070711 Termination date: 20100530 |