CN1678917A - 具有嵌入的识别码的集成电路 - Google Patents
具有嵌入的识别码的集成电路 Download PDFInfo
- Publication number
- CN1678917A CN1678917A CNA038202573A CN03820257A CN1678917A CN 1678917 A CN1678917 A CN 1678917A CN A038202573 A CNA038202573 A CN A038202573A CN 03820257 A CN03820257 A CN 03820257A CN 1678917 A CN1678917 A CN 1678917A
- Authority
- CN
- China
- Prior art keywords
- input
- logic
- inputs
- integrated circuit
- coupled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/36—Data generation devices, e.g. data inverters
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3173—Marginal testing
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C2029/0401—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals in embedded memories
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C2029/4402—Internal storage of test result, quality data, chip identification, repair information
Abstract
Description
Claims (7)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP02078568.9 | 2002-08-30 | ||
EP02078568 | 2002-08-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1678917A true CN1678917A (zh) | 2005-10-05 |
CN100390557C CN100390557C (zh) | 2008-05-28 |
Family
ID=31970366
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB038202573A Expired - Fee Related CN100390557C (zh) | 2002-08-30 | 2003-07-31 | 具有嵌入的识别码的集成电路 |
Country Status (8)
Country | Link |
---|---|
US (1) | US7506227B2 (zh) |
EP (1) | EP1537426A2 (zh) |
JP (1) | JP4319142B2 (zh) |
KR (1) | KR20050032613A (zh) |
CN (1) | CN100390557C (zh) |
AU (1) | AU2003250412A1 (zh) |
TW (1) | TWI280379B (zh) |
WO (1) | WO2004021022A2 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108061851A (zh) * | 2016-11-09 | 2018-05-22 | 德克萨斯仪器股份有限公司 | 用于测试插入点的方法和装置 |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7215004B1 (en) | 2004-07-01 | 2007-05-08 | Netlogic Microsystems, Inc. | Integrated circuit device with electronically accessible device identifier |
US7589362B1 (en) | 2004-07-01 | 2009-09-15 | Netlogic Microsystems, Inc. | Configurable non-volatile logic structure for characterizing an integrated circuit device |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4806793A (en) | 1987-10-02 | 1989-02-21 | Motorola, Inc. | Signature circuit responsive to an input signal |
US5289113A (en) * | 1989-08-01 | 1994-02-22 | Analog Devices, Inc. | PROM for integrated circuit identification and testing |
GB9417592D0 (en) * | 1994-09-01 | 1994-10-19 | Inmos Ltd | Single clock scan latch |
US6020760A (en) * | 1997-07-16 | 2000-02-01 | Altera Corporation | I/O buffer circuit with pin multiplexing |
KR100574119B1 (ko) * | 1998-02-02 | 2006-04-25 | 코닌클리즈케 필립스 일렉트로닉스 엔.브이. | 전자 회로와, 제 1 및 제 2 전자 회로간의 상호접속부들을 테스트하는 방법 |
JP4388641B2 (ja) * | 1999-09-10 | 2009-12-24 | 富士通マイクロエレクトロニクス株式会社 | 集積回路の試験装置 |
JP3644853B2 (ja) * | 1999-09-14 | 2005-05-11 | 富士通株式会社 | 半導体集積回路 |
JP2003121497A (ja) * | 2001-10-09 | 2003-04-23 | Fujitsu Ltd | 論理回路テスト用スキャンパス回路及びこれを備えた集積回路装置 |
US6971045B1 (en) * | 2002-05-20 | 2005-11-29 | Cyress Semiconductor Corp. | Reducing tester channels for high pinout integrated circuits |
-
2003
- 2003-07-31 KR KR1020057003189A patent/KR20050032613A/ko not_active Application Discontinuation
- 2003-07-31 JP JP2004532373A patent/JP4319142B2/ja not_active Expired - Fee Related
- 2003-07-31 EP EP03791083A patent/EP1537426A2/en not_active Withdrawn
- 2003-07-31 US US10/525,598 patent/US7506227B2/en active Active
- 2003-07-31 AU AU2003250412A patent/AU2003250412A1/en not_active Abandoned
- 2003-07-31 WO PCT/IB2003/003387 patent/WO2004021022A2/en active Application Filing
- 2003-07-31 CN CNB038202573A patent/CN100390557C/zh not_active Expired - Fee Related
- 2003-08-27 TW TW092123606A patent/TWI280379B/zh not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108061851A (zh) * | 2016-11-09 | 2018-05-22 | 德克萨斯仪器股份有限公司 | 用于测试插入点的方法和装置 |
Also Published As
Publication number | Publication date |
---|---|
US7506227B2 (en) | 2009-03-17 |
US20060152395A1 (en) | 2006-07-13 |
WO2004021022A3 (en) | 2004-12-02 |
TW200405017A (en) | 2004-04-01 |
JP4319142B2 (ja) | 2009-08-26 |
AU2003250412A1 (en) | 2004-03-19 |
AU2003250412A8 (en) | 2004-03-19 |
CN100390557C (zh) | 2008-05-28 |
WO2004021022A2 (en) | 2004-03-11 |
EP1537426A2 (en) | 2005-06-08 |
TWI280379B (en) | 2007-05-01 |
JP2005537477A (ja) | 2005-12-08 |
KR20050032613A (ko) | 2005-04-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5563833A (en) | Using one memory to supply addresses to an associated memory during testing | |
EP0967723B1 (en) | Programmable pin designation for semiconductor devices | |
US9715457B2 (en) | Multi-core fuse decompression mechanism | |
JPH07175677A (ja) | 高密度プログラマブルロジックデバイス内蔵のシステム内プログラミング用および境界走査用状態マシンのための多重化した制御用ピン | |
US20050138513A1 (en) | Multiple on-chip test runs and repairs for memories | |
JP2008310955A (ja) | 不良な列にあるアドレスでプログラミングするのに時間を消費することを回避する方法 | |
JP2003007089A (ja) | 被試験デバイスの試験中にエラーが生じた場合にテストプログラムのアルゴリズム制御のその時点の状態を回復する方法 | |
CN100390557C (zh) | 具有嵌入的识别码的集成电路 | |
US6035431A (en) | Semiconductor integrated circuit with test device | |
US20050086456A1 (en) | Addressing scheme to load configuration registers | |
EP2840509A2 (en) | Apparatus and method for storage and decompression of configuration data | |
US9348690B2 (en) | Correctable configuration data compression and decompression system | |
US6590414B2 (en) | Circuit architecture for performing a trimming operation on integrated circuits | |
JP2002148314A (ja) | Dutテスタにおけるデータチャネル上の反転特性を管理するための装置 | |
US20150058563A1 (en) | Multi-core fuse decompression mechanism | |
US20150058610A1 (en) | Core-specific fuse mechanism for a multi-core die | |
EP2840510B1 (en) | Apparatus and method for rapid fuse bank access in a multi-core processor | |
CN112506586A (zh) | 可编程电子设备及其操作方法 | |
US20150058598A1 (en) | Apparatus and method for configurable redundant fuse banks | |
US20150058564A1 (en) | Apparatus and method for extended cache correction | |
JP2002163898A (ja) | メモリテスタにおけるアドレスチャネルを管理するための装置 | |
US20150055395A1 (en) | Extended fuse reprogrammability mechanism | |
JPH04290974A (ja) | 半導体集積回路装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
ASS | Succession or assignment of patent right |
Owner name: NXP CO., LTD. Free format text: FORMER OWNER: KONINKLIJKE PHILIPS ELECTRONICS N.V. Effective date: 20070914 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20070914 Address after: Holland Ian Deho Finn Applicant after: Koninkl Philips Electronics NV Address before: Holland Ian Deho Finn Applicant before: Koninklijke Philips Electronics N.V. |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080528 Termination date: 20110731 |