US4484292A
(en)
*
|
1981-06-12 |
1984-11-20 |
International Business Machines Corporation |
High speed machine for the physical design of very large scale integrated circuits
|
JPH077825B2
(ja)
*
|
1981-08-13 |
1995-01-30 |
富士通株式会社 |
ゲートアレイの製造方法
|
JPS58190036A
(ja)
*
|
1982-04-23 |
1983-11-05 |
Fujitsu Ltd |
ゲ−ト・アレイ大規模集積回路装置
|
JPS5961944A
(ja)
*
|
1982-09-30 |
1984-04-09 |
Fujitsu Ltd |
マスタスライス集積回路の製造方法
|
US4584653A
(en)
*
|
1983-03-22 |
1986-04-22 |
Fujitsu Limited |
Method for manufacturing a gate array integrated circuit device
|
US4580228A
(en)
*
|
1983-06-06 |
1986-04-01 |
The United States Of America As Represented By The Secretary Of The Army |
Automated design program for LSI and VLSI circuits
|
US4612618A
(en)
*
|
1983-06-10 |
1986-09-16 |
Rca Corporation |
Hierarchical, computerized design of integrated circuits
|
US4593363A
(en)
*
|
1983-08-12 |
1986-06-03 |
International Business Machines Corporation |
Simultaneous placement and wiring for VLSI chips
|
NL8303536A
(nl)
*
|
1983-10-14 |
1985-05-01 |
Philips Nv |
Geintegreerde schakeling op grote schaal welke verdeeld is in isochrone gebieden, werkwijze voor het machinaal ontwerpen van zo een geintegreerde schakeling, en werkwijze voor het machinaal testen van zo een geintegreerde schakeling.
|
GB8328909D0
(en)
*
|
1983-10-28 |
1983-11-30 |
Hutton G H |
Manufacturing pattern-bearing article
|
JPS6124250A
(ja)
*
|
1984-07-13 |
1986-02-01 |
Nippon Gakki Seizo Kk |
半導体集積回路装置
|
US5226171A
(en)
*
|
1984-12-03 |
1993-07-06 |
Cray Research, Inc. |
Parallel vector processing system for individual and broadcast distribution of operands and control information
|
JPS61199166A
(ja)
*
|
1985-03-01 |
1986-09-03 |
Nec Corp |
配線経路探索装置
|
US4701860A
(en)
*
|
1985-03-07 |
1987-10-20 |
Harris Corporation |
Integrated circuit architecture formed of parametric macro-cells
|
JPS63278249A
(ja)
*
|
1986-12-26 |
1988-11-15 |
Toshiba Corp |
半導体集積回路装置の配線方法
|
US4965739A
(en)
*
|
1987-03-26 |
1990-10-23 |
Vlsi Technology, Inc. |
Machine process for routing interconnections from one module to another module and for positioning said two modules after said modules are interconnected
|
US4768154A
(en)
*
|
1987-05-08 |
1988-08-30 |
Telesis Systems Corporation |
Computer aided printed circuit board wiring
|
US5182719A
(en)
*
|
1988-06-09 |
1993-01-26 |
Hitachi, Ltd. |
Method of fabricating a second semiconductor integrated circuit device from a first semiconductor integrated circuit device
|
US4831725A
(en)
*
|
1988-06-10 |
1989-05-23 |
International Business Machines Corporation |
Global wiring by removal of redundant paths
|
US5003487A
(en)
*
|
1988-06-28 |
1991-03-26 |
International Business Machines Corporation |
Method and apparatus for performing timing correction transformations on a technology-independent logic model during logic synthesis
|
US5187784A
(en)
*
|
1989-01-13 |
1993-02-16 |
Vlsi Technology, Inc. |
Integrated circuit placement method using netlist and predetermined ordering constraints to produce a human readable integrated circuit schematic diagram
|
JP2509755B2
(ja)
*
|
1990-11-22 |
1996-06-26 |
株式会社東芝 |
半導体集積回路製造方法
|
JP3033203B2
(ja)
*
|
1991-01-25 |
2000-04-17 |
株式会社日立製作所 |
配線経路探索装置及び配線経路探索方法
|
US5339253A
(en)
*
|
1991-06-14 |
1994-08-16 |
International Business Machines Corporation |
Method and apparatus for making a skew-controlled signal distribution network
|
JP3172211B2
(ja)
*
|
1991-09-05 |
2001-06-04 |
富士通株式会社 |
回路合成システム
|
US5341310A
(en)
*
|
1991-12-17 |
1994-08-23 |
International Business Machines Corporation |
Wiring layout design method and system for integrated circuits
|
JPH06196563A
(ja)
*
|
1992-09-29 |
1994-07-15 |
Internatl Business Mach Corp <Ibm> |
Vlsiの配線設計に対するコンピュータ実施可能な過密領域配線方法
|
CA2102855A1
(en)
*
|
1992-12-29 |
1994-06-30 |
Albon E. Gilbert |
Jumper cable selection and routing system
|
CN1058110C
(zh)
*
|
1993-06-21 |
2000-11-01 |
松下电子工业株式会社 |
半导体集成电路的布图设计方法
|
US5533148A
(en)
*
|
1993-09-30 |
1996-07-02 |
International Business Machines Corporation |
Method for restructuring physical design images into hierarchical data models
|
US5818726A
(en)
*
|
1994-04-18 |
1998-10-06 |
Cadence Design Systems, Inc. |
System and method for determining acceptable logic cell locations and generating a legal location structure
|
US5875117A
(en)
*
|
1994-04-19 |
1999-02-23 |
Lsi Logic Corporation |
Simultaneous placement and routing (SPAR) method for integrated circuit physical design automation system
|
US6155725A
(en)
*
|
1994-04-19 |
2000-12-05 |
Lsi Logic Corporation |
Cell placement representation and transposition for integrated circuit physical design automation system
|
US5963975A
(en)
*
|
1994-04-19 |
1999-10-05 |
Lsi Logic Corporation |
Single chip integrated circuit distributed shared memory (DSM) and communications nodes
|
US5914887A
(en)
*
|
1994-04-19 |
1999-06-22 |
Lsi Logic Corporation |
Congestion based cost factor computing apparatus for integrated circuit physical design automation system
|
US6493658B1
(en)
|
1994-04-19 |
2002-12-10 |
Lsi Logic Corporation |
Optimization processing for integrated circuit physical design automation system using optimally switched fitness improvement algorithms
|
US5557533A
(en)
*
|
1994-04-19 |
1996-09-17 |
Lsi Logic Corporation |
Cell placement alteration apparatus for integrated circuit chip physical design automation system
|
US5815403A
(en)
*
|
1994-04-19 |
1998-09-29 |
Lsi Logic Corporation |
Fail-safe distributive processing method for producing a highest fitness cell placement for an integrated circuit chip
|
US5495419A
(en)
*
|
1994-04-19 |
1996-02-27 |
Lsi Logic Corporation |
Integrated circuit physical design automation system utilizing optimization process decomposition and parallel processing
|
US5636129A
(en)
*
|
1994-04-20 |
1997-06-03 |
Her; One-Hsiow A. |
Electrical routing through fixed sized module and variable sized channel grids
|
US5638288A
(en)
*
|
1994-08-24 |
1997-06-10 |
Lsi Logic Corporation |
Separable cells having wiring channels for routing signals between surrounding cells
|
US5587923A
(en)
*
|
1994-09-07 |
1996-12-24 |
Lsi Logic Corporation |
Method for estimating routability and congestion in a cell placement for integrated circuit chip
|
US5615127A
(en)
*
|
1994-11-30 |
1997-03-25 |
International Business Machines Corporation |
Parallel execution of a complex task partitioned into a plurality of entities
|
US5798541A
(en)
*
|
1994-12-02 |
1998-08-25 |
Intel Corporation |
Standard semiconductor cell with contoured cell boundary to increase device density
|
US5768146A
(en)
*
|
1995-03-28 |
1998-06-16 |
Intel Corporation |
Method of cell contouring to increase device density
|
US6308143B1
(en)
*
|
1996-02-21 |
2001-10-23 |
Matsushita Electric Industrial Co., Ltd. |
Layout input apparatus, layout input method, layout verification apparatus, and layout verification method
|
US6226560B1
(en)
*
|
1996-03-04 |
2001-05-01 |
International Business Machines Corporation |
Method and apparatus for optimizing the path of a physical wire
|
US5892688A
(en)
*
|
1996-06-28 |
1999-04-06 |
Lsi Logic Corporation |
Advanced modular cell placement system with iterative one dimensional preplacement optimization
|
US5914888A
(en)
*
|
1996-06-28 |
1999-06-22 |
Lsi Logic Corporation |
Advanced modular cell placement system with coarse overflow remover
|
US5812740A
(en)
*
|
1996-06-28 |
1998-09-22 |
Lsi Logic Corporation |
Advanced modular cell placement system with neighborhood system driven optimization
|
US6026223A
(en)
*
|
1996-06-28 |
2000-02-15 |
Scepanovic; Ranko |
Advanced modular cell placement system with overlap remover with minimal noise
|
US5867398A
(en)
*
|
1996-06-28 |
1999-02-02 |
Lsi Logic Corporation |
Advanced modular cell placement system with density driven capacity penalty system
|
US5872718A
(en)
*
|
1996-06-28 |
1999-02-16 |
Lsi Logic Corporation |
Advanced modular cell placement system
|
US5835381A
(en)
*
|
1996-06-28 |
1998-11-10 |
Lsi Logic Corporation |
Advanced modular cell placement system with minimizing maximal cut driven affinity system
|
US5808899A
(en)
*
|
1996-06-28 |
1998-09-15 |
Lsi Logic Corporation |
Advanced modular cell placement system with cell placement crystallization
|
US5844811A
(en)
*
|
1996-06-28 |
1998-12-01 |
Lsi Logic Corporation |
Advanced modular cell placement system with universal affinity driven discrete placement optimization
|
US6067409A
(en)
*
|
1996-06-28 |
2000-05-23 |
Lsi Logic Corporation |
Advanced modular cell placement system
|
US5870312A
(en)
*
|
1996-06-28 |
1999-02-09 |
Lsi Logic Corporation |
Advanced modular cell placement system with dispersion-driven levelizing system
|
US6085032A
(en)
*
|
1996-06-28 |
2000-07-04 |
Lsi Logic Corporation |
Advanced modular cell placement system with sinusoidal optimization
|
US5831863A
(en)
*
|
1996-06-28 |
1998-11-03 |
Lsi Logic Corporation |
Advanced modular cell placement system with wire length driven affinity system
|
US6030110A
(en)
*
|
1996-06-28 |
2000-02-29 |
Lsi Logic Corporation |
Advanced modular cell placement system with median control and increase in resolution
|
US5870311A
(en)
*
|
1996-06-28 |
1999-02-09 |
Lsi Logic Corporation |
Advanced modular cell placement system with fast procedure for finding a levelizing cut point
|
US5963455A
(en)
*
|
1996-06-28 |
1999-10-05 |
Lsi Logic Corporation |
Advanced modular cell placement system with functional sieve optimization technique
|
US5831980A
(en)
*
|
1996-09-13 |
1998-11-03 |
Lsi Logic Corporation |
Shared memory fabric architecture for very high speed ATM switches
|
US5959993A
(en)
*
|
1996-09-13 |
1999-09-28 |
Lsi Logic Corporation |
Scheduler design for ATM switches, and its implementation in a distributed shared memory architecture
|
US5980093A
(en)
*
|
1996-12-04 |
1999-11-09 |
Lsi Logic Corporation |
Integrated circuit layout routing using multiprocessing
|
US5818730A
(en)
|
1996-12-05 |
1998-10-06 |
Xilinx, Inc. |
FPGA one turn routing structure and method using minimum diffusion area
|
US6031981A
(en)
*
|
1996-12-19 |
2000-02-29 |
Cirrus Logic, Inc. |
Reconfigurable gate array cells for automatic engineering change order
|
US5828230A
(en)
*
|
1997-01-09 |
1998-10-27 |
Xilinx, Inc. |
FPGA two turn routing structure with lane changing and minimum diffusion area
|
US6074429A
(en)
*
|
1997-03-03 |
2000-06-13 |
Motorola, Inc. |
Optimizing combinational circuit layout through iterative restructuring
|
US6266802B1
(en)
*
|
1997-10-27 |
2001-07-24 |
International Business Machines Corporation |
Detailed grid point layout using a massively parallel logic including an emulator/simulator paradigm
|
US6230304B1
(en)
|
1997-12-24 |
2001-05-08 |
Magma Design Automation, Inc. |
Method of designing a constraint-driven integrated circuit layout
|
US6077309A
(en)
*
|
1998-01-07 |
2000-06-20 |
Mentor Graphics Corporation |
Method and apparatus for locating coordinated starting points for routing a differential pair of traces
|
JP3184796B2
(ja)
*
|
1998-03-19 |
2001-07-09 |
インターナショナル・ビジネス・マシーンズ・コーポレ−ション |
配線設計装置およびその方法
|
GB2337346B
(en)
*
|
1998-05-15 |
2001-04-11 |
Lsi Logic Corp |
Integrated circuit routing
|
US6192508B1
(en)
*
|
1998-06-12 |
2001-02-20 |
Monterey Design Systems |
Method for logic optimization for improving timing and congestion during placement in integrated circuit design
|
US6263480B1
(en)
*
|
1998-12-30 |
2001-07-17 |
International Business Machines Corporation |
Efficient tracing of shorts in very large nets in hierarchical designs
|
US6519751B2
(en)
*
|
2000-03-31 |
2003-02-11 |
Intel Corporation |
Method and apparatus for accurate crosspoint allocation in VLSI area routing
|
US6415426B1
(en)
|
2000-06-02 |
2002-07-02 |
Incentia Design Systems, Inc. |
Dynamic weighting and/or target zone analysis in timing driven placement of cells of an integrated circuit design
|
US6775808B1
(en)
*
|
2000-08-03 |
2004-08-10 |
Monterey Design Systems, Inc. |
Method and apparatus for generating sign-off prototypes for the design and fabrication of integrated circuits
|
US6763512B2
(en)
*
|
2001-04-06 |
2004-07-13 |
Sun Microsystems, Inc. |
Detailed method for routing connections using tile expansion techniques and associated methods for designing and manufacturing VLSI circuits
|
JP4429593B2
(ja)
*
|
2002-11-22 |
2010-03-10 |
パナソニック株式会社 |
半導体装置のレイアウト検証方法
|
US7415644B2
(en)
*
|
2004-10-22 |
2008-08-19 |
International Business Machines Corporation |
Self-repairing of microprocessor array structures
|
US8300798B1
(en)
|
2006-04-03 |
2012-10-30 |
Wai Wu |
Intelligent communication routing system and method
|
US8045546B1
(en)
*
|
2008-07-08 |
2011-10-25 |
Tilera Corporation |
Configuring routing in mesh networks
|
JP5145167B2
(ja)
*
|
2008-08-20 |
2013-02-13 |
ルネサスエレクトロニクス株式会社 |
クロックドメインチェック方法及びクロックドメインチェック用プログラム並びに記録媒体
|
US7971174B1
(en)
*
|
2008-09-18 |
2011-06-28 |
Cadence Design Systems, Inc. |
Congestion aware pin optimizer
|
US8464196B1
(en)
*
|
2012-03-28 |
2013-06-11 |
Cadence Design Systems, Inc. |
Method and system for routing optimally between terminals through intermediate vias in a circuit design
|
US8984465B1
(en)
|
2013-06-28 |
2015-03-17 |
Cadence Design Systems, Inc. |
Methods, systems, and articles of manufacture for automatically assigning track patterns to regions for physical implementation of an electronic design
|
US9117052B1
(en)
|
2012-04-12 |
2015-08-25 |
Cadence Design Systems, Inc. |
Methods, systems, and articles of manufacture for interactively implementing physical electronic designs with track patterns
|
US9251299B1
(en)
|
2013-06-28 |
2016-02-02 |
Cadence Design Systems, Inc. |
Methods, systems, and articles of manufacture for associating track patterns with rules for electronic designs
|
US9003349B1
(en)
|
2013-06-28 |
2015-04-07 |
Cadence Design Systems, Inc. |
Methods, systems, and articles of manufacture for implementing a physical electronic design with area-bounded tracks
|
US9075932B1
(en)
|
2012-08-31 |
2015-07-07 |
Candence Design Systems, Inc. |
Methods and systems for routing an electronic design using spacetiles
|
US8935649B1
(en)
|
2012-08-31 |
2015-01-13 |
Cadence Design Systems, Inc. |
Methods, systems, and articles of manufacture for routing an electronic design using spacetiles
|
US9183343B1
(en)
*
|
2012-08-31 |
2015-11-10 |
Cadence Design Systems, Inc. |
Methods, systems, and articles of manufacture for implementing high current carrying interconnects in electronic designs
|
US9104830B1
(en)
|
2013-06-28 |
2015-08-11 |
Cadence Design Systems, Inc. |
Methods, systems, and articles of manufacture for assigning track patterns to regions of an electronic design
|
US9213793B1
(en)
|
2012-08-31 |
2015-12-15 |
Cadence Design Systems, Inc. |
Methods, systems, and articles of manufacture for implementing electronic designs using flexible routing tracks
|
US9817941B2
(en)
|
2012-12-04 |
2017-11-14 |
Cadence Design Systems, Inc. |
Methods, systems, and articles of manufacture for implementing high current carrying interconnects in electronic designs
|
US9165103B1
(en)
|
2013-06-28 |
2015-10-20 |
Cadence Design Systems, Inc. |
Methods, systems, and articles of manufacture for tessellating and labeling routing space for routing electronic designs
|
CN113919275A
(zh)
|
2020-09-21 |
2022-01-11 |
台积电(南京)有限公司 |
用于优化集成电路的布局的方法
|