DE344894T1 - Speicherzelle. - Google Patents

Speicherzelle.

Info

Publication number
DE344894T1
DE344894T1 DE198989303408T DE89303408T DE344894T1 DE 344894 T1 DE344894 T1 DE 344894T1 DE 198989303408 T DE198989303408 T DE 198989303408T DE 89303408 T DE89303408 T DE 89303408T DE 344894 T1 DE344894 T1 DE 344894T1
Authority
DE
Germany
Prior art keywords
storage cell
cell
storage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DE198989303408T
Other languages
English (en)
Inventor
Hung-Cheng Sunnyvale California 94087 Us Hsieh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xilinx Inc
Original Assignee
Xilinx Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xilinx Inc filed Critical Xilinx Inc
Publication of DE344894T1 publication Critical patent/DE344894T1/de
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/12Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/20Memory cell initialisation circuits, e.g. when powering up or down, memory clear, latent image memory
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/08Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
DE198989303408T 1988-06-02 1989-04-06 Speicherzelle. Pending DE344894T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/201,509 US4821233A (en) 1985-09-19 1988-06-02 5-transistor memory cell with known state on power-up

Publications (1)

Publication Number Publication Date
DE344894T1 true DE344894T1 (de) 1991-07-04

Family

ID=22746110

Family Applications (1)

Application Number Title Priority Date Filing Date
DE198989303408T Pending DE344894T1 (de) 1988-06-02 1989-04-06 Speicherzelle.

Country Status (5)

Country Link
US (1) US4821233A (de)
EP (1) EP0344894A3 (de)
JP (1) JPH0224897A (de)
CA (1) CA1323928C (de)
DE (1) DE344894T1 (de)

Families Citing this family (63)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5068603A (en) * 1987-10-07 1991-11-26 Xilinx, Inc. Structure and method for producing mask-programmed integrated circuits which are pin compatible substitutes for memory-configured logic arrays
US4943945A (en) * 1989-06-13 1990-07-24 International Business Machines Corporation Reference voltage generator for precharging bit lines of a transistor memory
US5343406A (en) * 1989-07-28 1994-08-30 Xilinx, Inc. Distributed memory architecture for a configurable logic array and method for using distributed memory
US5322812A (en) * 1991-03-20 1994-06-21 Crosspoint Solutions, Inc. Improved method of fabricating antifuses in an integrated circuit device and resulting structure
US5239510A (en) * 1991-11-25 1993-08-24 At&T Bell Laboratories Multiple voltage supplies for field programmable gate arrays and the like
EP0877385B1 (de) * 1992-07-02 2001-10-17 Atmel Corporation Unterbrechungsfreies wahlfreies Zugriffspeichersystem
US5257239A (en) * 1992-07-14 1993-10-26 Aptix Corporation Memory cell with known state on power-up
US5646547A (en) * 1994-04-28 1997-07-08 Xilinx, Inc. Logic cell which can be configured as a latch without static one's problem
US5400294A (en) * 1993-12-06 1995-03-21 Aptix Corporation Memory cell with user-selectable logic state on power-up
US5550843A (en) * 1994-04-01 1996-08-27 Xilinx, Inc. Programmable scan chain testing structure and method
US5504439A (en) * 1994-04-01 1996-04-02 Xilinx, Inc. I/O interface cell for use with optional pad
US5453706A (en) * 1994-04-01 1995-09-26 Xilinx, Inc. Field programmable gate array providing contention free configuration and reconfiguration
US5682107A (en) * 1994-04-01 1997-10-28 Xilinx, Inc. FPGA architecture with repeatable tiles including routing matrices and logic matrices
US5430687A (en) * 1994-04-01 1995-07-04 Xilinx, Inc. Programmable logic device including a parallel input device for loading memory cells
US5781756A (en) * 1994-04-01 1998-07-14 Xilinx, Inc. Programmable logic device with partially configurable memory cells and a method for configuration
US5450022A (en) * 1994-10-07 1995-09-12 Xilinx Inc. Structure and method for configuration of a field programmable gate array
US5453950A (en) * 1995-01-24 1995-09-26 Cypress Semiconductor Corp. Five transistor memory cell with shared power line
US5583450A (en) * 1995-08-18 1996-12-10 Xilinx, Inc. Sequencer for a time multiplexed programmable logic device
US5646545A (en) * 1995-08-18 1997-07-08 Xilinx, Inc. Time multiplexed programmable logic device
US5761483A (en) * 1995-08-18 1998-06-02 Xilinx, Inc. Optimizing and operating a time multiplexed programmable logic device
US5600263A (en) * 1995-08-18 1997-02-04 Xilinx, Inc. Configuration modes for a time multiplexed programmable logic device
US5701441A (en) * 1995-08-18 1997-12-23 Xilinx, Inc. Computer-implemented method of optimizing a design in a time multiplexed programmable logic device
US5784313A (en) * 1995-08-18 1998-07-21 Xilinx, Inc. Programmable logic device including configuration data or user data memory slices
US5629637A (en) * 1995-08-18 1997-05-13 Xilinx, Inc. Method of time multiplexing a programmable logic device
US5838954A (en) * 1995-08-18 1998-11-17 Xilinx, Inc. Computer-implemented method of optimizing a time multiplexed programmable logic device
US5821772A (en) * 1996-08-07 1998-10-13 Xilinx, Inc. Programmable address decoder for programmable logic device
US6323682B1 (en) 1996-11-22 2001-11-27 Xilinx, Inc. FPGA architecture with wide function multiplexers
US6297665B1 (en) 1996-11-22 2001-10-02 Xilinx, Inc. FPGA architecture with dual-port deep look-up table RAMS
US5889413A (en) 1996-11-22 1999-03-30 Xilinx, Inc. Lookup tables which double as shift registers
US6288568B1 (en) 1996-11-22 2001-09-11 Xilinx, Inc. FPGA architecture with deep look-up table RAMs
US5909049A (en) * 1997-02-11 1999-06-01 Actel Corporation Antifuse programmed PROM cell
US5889411A (en) * 1997-02-26 1999-03-30 Xilinx, Inc. FPGA having logic element carry chains capable of generating wide XOR functions
US5914616A (en) * 1997-02-26 1999-06-22 Xilinx, Inc. FPGA repeatable interconnect structure with hierarchical interconnect lines
US5963050A (en) 1997-02-26 1999-10-05 Xilinx, Inc. Configurable logic element with fast feedback paths
US6201410B1 (en) 1997-02-26 2001-03-13 Xilinx, Inc. Wide logic gate implemented in an FPGA configurable logic element
US5942913A (en) * 1997-03-20 1999-08-24 Xilinx, Inc. FPGA repeatable interconnect structure with bidirectional and unidirectional interconnect lines
US6204689B1 (en) 1997-02-26 2001-03-20 Xilinx, Inc. Input/output interconnect circuit for FPGAs
US5920202A (en) * 1997-02-26 1999-07-06 Xilinx, Inc. Configurable logic element with ability to evaluate five and six input functions
US6185126B1 (en) 1997-03-03 2001-02-06 Cypress Semiconductor Corporation Self-initializing RAM-based programmable device
US5764564A (en) * 1997-03-11 1998-06-09 Xilinx, Inc. Write-assisted memory cell and method of operating same
US6421817B1 (en) 1997-05-29 2002-07-16 Xilinx, Inc. System and method of computation in a programmable logic device using virtual instructions
US6047115A (en) * 1997-05-29 2000-04-04 Xilinx, Inc. Method for configuring FPGA memory planes for virtual hardware computation
US5923582A (en) * 1997-06-03 1999-07-13 Cypress Semiconductor Corp. SRAM with ROM functionality
US5986958A (en) * 1998-01-30 1999-11-16 Xilinx, Inc. DRAM configuration in PLDs
US6011740A (en) * 1998-03-04 2000-01-04 Xilinx, Inc. Structure and method for providing additional configuration memories on an FPGA
US6069489A (en) 1998-08-04 2000-05-30 Xilinx, Inc. FPGA having fast configuration memory data readback
US6097210A (en) * 1998-08-04 2000-08-01 Xilinx, Inc. Multiplexer array with shifted input traces
US6137307A (en) * 1998-08-04 2000-10-24 Xilinx, Inc. Structure and method for loading wide frames of data from a narrow input bus
JP3204311B2 (ja) 1998-10-09 2001-09-04 日本電気株式会社 プログラマブル機能デバイス
US6205049B1 (en) 1999-08-26 2001-03-20 Integrated Device Technology, Inc. Five-transistor SRAM cell
US6563367B1 (en) 2000-08-16 2003-05-13 Altera Corporation Interconnection switch structures
US6661253B1 (en) 2000-08-16 2003-12-09 Altera Corporation Passgate structures for use in low-voltage applications
US6724810B1 (en) 2000-11-17 2004-04-20 Xilinx, Inc. Method and apparatus for de-spreading spread spectrum signals
US6388466B1 (en) 2001-04-27 2002-05-14 Xilinx, Inc. FPGA logic element with variable-length shift register capability
US6906962B2 (en) * 2002-09-30 2005-06-14 Agere Systems Inc. Method for defining the initial state of static random access memory
US7257017B2 (en) * 2004-05-28 2007-08-14 Taiwan Semiconductor Manufacturing Company, Ltd. SRAM cell for soft-error rate reduction and cell stability improvement
US7292065B2 (en) * 2004-08-03 2007-11-06 Altera Corporation Enhanced passgate structures for reducing leakage current
FR2877143A1 (fr) * 2004-10-25 2006-04-28 St Microelectronics Sa Cellule de memoire volatile preenregistree
EP1750276B1 (de) * 2005-07-29 2017-03-08 Semiconductor Energy Laboratory Co., Ltd. Halbleiterbauelement
US7307873B2 (en) * 2006-02-21 2007-12-11 M2000 Sa. Memory with five-transistor bit cells and associated control circuit
US7929332B2 (en) 2007-06-29 2011-04-19 Semiconductor Energy Laboratory Co., Ltd. Semiconductor memory device and semiconductor device
JP2010272190A (ja) * 2009-05-25 2010-12-02 Panasonic Corp 半導体記憶装置
US10566050B1 (en) 2018-03-21 2020-02-18 Xilinx, Inc. Selectively disconnecting a memory cell from a power supply

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3644907A (en) * 1969-12-31 1972-02-22 Westinghouse Electric Corp Complementary mosfet memory cell
US3662351A (en) * 1970-03-30 1972-05-09 Ibm Alterable-latent image monolithic memory
US4063225A (en) * 1976-03-08 1977-12-13 Rca Corporation Memory cell and array
US4175290A (en) * 1977-07-28 1979-11-20 Hughes Aircraft Company Integrated semiconductor memory array having improved logic latch circuitry
US4149268A (en) * 1977-08-09 1979-04-10 Harris Corporation Dual function memory
JPS54146935A (en) * 1978-05-10 1979-11-16 Nec Corp Mask programmable read/write memory
US4189782A (en) * 1978-08-07 1980-02-19 Rca Corporation Memory organization
DE3032333A1 (de) * 1980-08-27 1982-04-22 Siemens AG, 1000 Berlin und 8000 München Monolithische statische speicherzelle und verfahren zu ihrem betrieb
JPS58108095A (ja) * 1981-12-22 1983-06-28 Nec Corp メモリ
JPS58185093A (ja) * 1982-04-21 1983-10-28 Mitsubishi Electric Corp マイクロプロセツサ
US4750155A (en) * 1985-09-19 1988-06-07 Xilinx, Incorporated 5-Transistor memory cell which can be reliably read and written
DE3684249D1 (en) * 1985-12-06 1992-04-16 Siemens Ag Gate array anordnung in cmos-technik.

Also Published As

Publication number Publication date
EP0344894A2 (de) 1989-12-06
CA1323928C (en) 1993-11-02
US4821233A (en) 1989-04-11
JPH0224897A (ja) 1990-01-26
EP0344894A3 (de) 1992-04-08

Similar Documents

Publication Publication Date Title
DE344894T1 (de) Speicherzelle.
DE3686626T2 (de) Speicherzelle.
DE68923061D1 (de) Sonnenzelle.
DE3887324D1 (de) Speicheranordnung.
NO893805L (no) Brenselcelle.
NO893484L (no) Brenselcelle.
DE3689066T2 (de) Speicherarchitektur.
DE58902016D1 (de) Ablege-einrichtung.
DE3879766D1 (de) Halbleiter speicherzelle.
DE3851241D1 (de) Speicheranordnung.
DE68915608T2 (de) Speicherarchitektur.
FI891201A0 (fi) Elektrokemisk cell.
DE58904535D1 (de) Lagereinrichtung.
DE68902317T2 (de) Multiport-speicher.
NL192550B (nl) Brandstofcel.
DE68910905T2 (de) Sonnenzelle.
DE3750872D1 (de) Nichtflüchtige speicherzelle.
DE68924860D1 (de) Erweiterte Speicheranordnung.
DE3685717T2 (de) Speicherzellenanordnung.
DE3854005T2 (de) Speicherzelle.
DE68915211D1 (de) Standardzelle.
FI890172A (fi) Produktion av klordioxid i en elektrolytisk cell.
DE3775508D1 (de) Speicherzellschaltung.
DE58906904D1 (de) Elektrochemische Speicherzelle.
DE3865192D1 (de) Speichereinheit.