DE3886487D1 - Programmierbare logische Vorrichtung. - Google Patents

Programmierbare logische Vorrichtung.

Info

Publication number
DE3886487D1
DE3886487D1 DE88115143T DE3886487T DE3886487D1 DE 3886487 D1 DE3886487 D1 DE 3886487D1 DE 88115143 T DE88115143 T DE 88115143T DE 3886487 T DE3886487 T DE 3886487T DE 3886487 D1 DE3886487 D1 DE 3886487D1
Authority
DE
Germany
Prior art keywords
programmable logic
logic device
programmable
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE88115143T
Other languages
English (en)
Inventor
Kiyoshi Itano
Kohji Shimbayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu VLSI Ltd
Fujitsu Ltd
Original Assignee
Fujitsu VLSI Ltd
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu VLSI Ltd, Fujitsu Ltd filed Critical Fujitsu VLSI Ltd
Application granted granted Critical
Publication of DE3886487D1 publication Critical patent/DE3886487D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H03K19/17708Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
DE88115143T 1987-09-18 1988-09-16 Programmierbare logische Vorrichtung. Expired - Lifetime DE3886487D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62235870A JPS6478023A (en) 1987-09-18 1987-09-18 Programmable logic device

Publications (1)

Publication Number Publication Date
DE3886487D1 true DE3886487D1 (de) 1994-02-03

Family

ID=16992467

Family Applications (1)

Application Number Title Priority Date Filing Date
DE88115143T Expired - Lifetime DE3886487D1 (de) 1987-09-18 1988-09-16 Programmierbare logische Vorrichtung.

Country Status (5)

Country Link
US (1) US5105388A (de)
EP (1) EP0307912B1 (de)
JP (1) JPS6478023A (de)
KR (1) KR910006477B1 (de)
DE (1) DE3886487D1 (de)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2548301B2 (ja) * 1988-05-25 1996-10-30 富士通株式会社 プログラマブル論理回路装置
CA2010122A1 (en) * 1989-06-21 1990-12-21 Makoto Sakamoto Integrated circuit including programmable circuit
US4975601A (en) * 1989-09-29 1990-12-04 Sgs-Thomson Microelectronics, Inc. User-writable random access memory logic block for programmable logic devices
JPH081946B2 (ja) * 1990-01-26 1996-01-10 株式会社東芝 半導体集積回路
JPH04192350A (ja) * 1990-11-24 1992-07-10 Nec Corp 半導体集積回路装置
US5412260A (en) * 1991-05-03 1995-05-02 Lattice Semiconductor Corporation Multiplexed control pins for in-system programming and boundary scan state machines in a high density programmable logic device
US5250859A (en) * 1991-09-27 1993-10-05 Kaplinsky Cecil H Low power multifunction logic array
CN1125006A (zh) * 1993-05-28 1996-06-19 加州大学评议会 动态互连于一个动态逻辑内核的现场可编程逻辑设备
JP2944368B2 (ja) * 1993-07-07 1999-09-06 株式会社東芝 半導体集積回路及びプログラマブルロジックデバイス
US5488612A (en) * 1993-10-04 1996-01-30 International Business Machines, Corporation Method and apparatus for field testing field programmable logic arrays
US5548228A (en) * 1994-09-28 1996-08-20 Altera Corporation Reconfigurable programmable logic device having static and non-volatile memory
KR100478172B1 (ko) * 1995-01-31 2005-03-23 가부시끼가이샤 히다치 세이사꾸쇼 반도체 메모리 장치
US5671432A (en) * 1995-06-02 1997-09-23 International Business Machines Corporation Programmable array I/O-routing resource
US5781031A (en) * 1995-11-21 1998-07-14 International Business Machines Corporation Programmable logic array
US5666310A (en) * 1996-01-30 1997-09-09 Cypress Semiconductor High-speed sense amplifier having variable current level trip point
US5926035A (en) * 1996-06-26 1999-07-20 Cypress Semiconductor Corp. Method and apparatus to generate mask programmable device
US5943488A (en) * 1996-06-26 1999-08-24 Cypress Semiconductor Corp. Method and apparatus to generate mask programmable device
KR100413674B1 (ko) * 1996-12-05 2004-02-14 삼성전자주식회사 하드와이어드 서브루틴 생성장치
JP3597706B2 (ja) * 1997-07-25 2004-12-08 株式会社東芝 ロジック混載メモリ
US6324676B1 (en) * 1999-01-14 2001-11-27 Xilinx, Inc. FPGA customizable to accept selected macros
JP3821621B2 (ja) * 1999-11-09 2006-09-13 株式会社東芝 半導体集積回路
US6605961B1 (en) * 2000-02-29 2003-08-12 Micron Technology, Inc. Low voltage PLA's with ultrathin tunnel oxides
US6351428B2 (en) 2000-02-29 2002-02-26 Micron Technology, Inc. Programmable low voltage decode circuits with ultra-thin tunnel oxides
US6639835B2 (en) * 2000-02-29 2003-10-28 Micron Technology, Inc. Static NVRAM with ultra thin tunnel oxides
US6665766B1 (en) * 2000-08-14 2003-12-16 Xilinx, Inc. Adaptable configuration interface for a programmable logic device
US9147454B2 (en) 2013-01-14 2015-09-29 Qualcomm Incorporated Magnetic tunneling junction non-volatile register with feedback for robust read and write operations

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1063025B (it) * 1975-04-29 1985-02-11 Siemens Ag Disposizione circuitale logica integrata e programmabile
US4578771A (en) * 1980-12-29 1986-03-25 International Business Machines Corporation Dynamically reprogrammable array logic system
JPS601697A (ja) * 1983-06-20 1985-01-07 Toshiba Corp 不揮発性半導体メモリ
JPS6021628A (ja) * 1983-07-15 1985-02-04 Ricoh Co Ltd プログラマブルロジツクアレイ
JPS6068722A (ja) * 1983-09-05 1985-04-19 Mitsubishi Electric Corp 電子装置
US4713792A (en) * 1985-06-06 1987-12-15 Altera Corporation Programmable macrocell using eprom or eeprom transistors for architecture control in programmable logic circuits
US4609986A (en) * 1984-06-14 1986-09-02 Altera Corporation Programmable logic array device using EPROM technology
US4611126A (en) * 1984-10-04 1986-09-09 Werkzeugmaschinenfabrik Oerlikon-Buehrle Ag Power on/off reset generator
JPS6264124A (ja) * 1985-09-13 1987-03-23 Ricoh Co Ltd プログラマブル・ロジツク・デバイス
US4763020B1 (en) * 1985-09-06 1997-07-08 Ricoh Kk Programmable logic device having plural programmable function cells
US4771285A (en) * 1985-11-05 1988-09-13 Advanced Micro Devices, Inc. Programmable logic cell with flexible clocking and flexible feedback
WO1987004879A1 (en) * 1986-02-07 1987-08-13 Silicon Communications Corporation Electrically erasable programmable logic array (eepla)
US4969121A (en) * 1987-03-02 1990-11-06 Altera Corporation Programmable integrated circuit logic array device having improved microprocessor connectability
US4783606A (en) * 1987-04-14 1988-11-08 Erich Goetting Programming circuit for programmable logic array I/O cell

Also Published As

Publication number Publication date
EP0307912A3 (en) 1989-07-12
KR910006477B1 (ko) 1991-08-26
EP0307912A2 (de) 1989-03-22
KR890005993A (ko) 1989-05-18
JPS6478023A (en) 1989-03-23
EP0307912B1 (de) 1993-12-22
US5105388A (en) 1992-04-14

Similar Documents

Publication Publication Date Title
DE3875909T2 (de) Programmierbare logische vorrichtung.
DE3886487D1 (de) Programmierbare logische Vorrichtung.
DE3854361T2 (de) Programmierbare Protokollvorrichtung.
DE3751084D1 (de) Im system programmierbare logische vorrichtung.
DE68919118D1 (de) Programmierbare logische Vorrichtung mit programmierbaren Wortlinien-Verbindungen.
DE3751031T2 (de) Programmierbarer Difibrillator.
DE68917235T2 (de) Programmierbare logische Schaltung.
NO903620D0 (no) Hoeyhastighetsprogrammerbare deler.
DE69304163T2 (de) Programmierbare logische Vorrichtung
DE3885629D1 (de) Sortiereinrichtung.
DE69031648D1 (de) Programmierbare logische Vorrichtung
DE68920908T2 (de) Programmierbare Logik-Vorrichtung.
DE69304471T2 (de) Programmierbare logische Vorrichtung
DE68910906T2 (de) Leuchtende Vorrichtung.
DE3884062T2 (de) Programmierbare logische Einrichtung.
DE69314732T2 (de) Programmierbare logische Vorrichtung
DE3878376T2 (de) Programmierbares muldex.
DE3878039D1 (de) Phosphoreszierende vorrichtung.
DE68906044D1 (de) Supraleitende logische vorrichtung.
DE3863928D1 (de) Programmierbare schaltungsanordnung.
DE68923865T2 (de) Programmierbare logische Vorrichtung.
DE3873216D1 (de) Traegereinrichtung.
ATE85448T1 (de) Phosphoreszierende vorrichtung.
DE3874089T2 (de) Muenzbetaetigte vorrichtung.
DE3881354D1 (de) Sortiervorrichtung.

Legal Events

Date Code Title Description
8332 No legal effect for de