DE4318727C2 - Verfahren zur Herstellung einer Halbleitervorrichtung mit LOC-Struktur sowie dazugehöriger Zuführungsdrahtrahmen - Google Patents
Verfahren zur Herstellung einer Halbleitervorrichtung mit LOC-Struktur sowie dazugehöriger ZuführungsdrahtrahmenInfo
- Publication number
- DE4318727C2 DE4318727C2 DE4318727A DE4318727A DE4318727C2 DE 4318727 C2 DE4318727 C2 DE 4318727C2 DE 4318727 A DE4318727 A DE 4318727A DE 4318727 A DE4318727 A DE 4318727A DE 4318727 C2 DE4318727 C2 DE 4318727C2
- Authority
- DE
- Germany
- Prior art keywords
- frame
- carrier plate
- wire
- semiconductor device
- wires
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
- H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49537—Plurality of lead frames mounted in one device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
- H01L23/49551—Cross section geometry characterised by bent parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06134—Square or rectangular array covering only portions of the surface to be connected
- H01L2224/06136—Covering only the central area of the surface to be connected, i.e. central arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48253—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a potential ring of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/4826—Connecting between the body and an opposite side of the item with respect to the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49113—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
- H01L2224/85207—Thermosonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/0665—Epoxy resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49121—Beam lead frame or beam lead device
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49146—Assembling to base an electrical component, e.g., capacitor, etc. with encapsulating, e.g., potting, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49169—Assembling electrical component directly to terminal or elongated conductor
- Y10T29/49171—Assembling electrical component directly to terminal or elongated conductor with encapsulating
- Y10T29/49172—Assembling electrical component directly to terminal or elongated conductor with encapsulating by molding of insulating material
Description
Claims (2)
einem Trägerplättchen-Rahmen (82), welcher ein gegenüber einem äußeren Trägerplättchen-Rahmenabschnitt (82a) des Trägerplättchen-Rahmens (82) abgesenktes Trägerplättchen (1) besitzt; und
einem Zuführungsdraht-Rahmen (81), welcher eine Vielzahl von Zuführungsdrähten (3) und einen Rahmen-Schneide schlitz (18) aufweist,
mit den folgenden Schritten:
Trägerplättchen-Bonden (S1) eines Halbleiterbausteins (2) auf das Trägerplättchen (1) des Trägerplättchen-Rahmens (82);
Verbinden (S2) des Zuführungsdraht-Rahmens (81) mit dem Trägerplättchen-Rahmen (82), wobei sich ein innerer Zuführungsdraht-Abschnitt (3a) eines jeden Zuführungsdrahtes (3) über dem auf dem Trägerplättchen (1) montierten Halbleiterbaustein (2) erstreckt;
Abschneiden (S3) der äußeren Trägerplättchen-Rahmen abschnitte (82a) des Trägerplättchen-Rahmens (82) durch den im Zuführungsdraht-Rahmen (81) ausgebildeten Rahmen-Schneideschlitz (18);
Draht-Bonden (S4) von dünnen Metalldrähten (5) zwischen dem Halbleiterbaustein (2) und dem inneren Zuführungsdraht-Abschnitt (3a) eines jeden Zuführungsdrahtes (3) zum elektrischen Verbinden;
Vergießen (S5) des Halbleiterbausteins (2) und der ihn umgebenden Teile, wobei sie in einem Körper (6) derart versiegelt werden, daß ein äußerer Zuführungsdraht-Ab schnitt (3b) eines jeden Zuführungsdrahtes (3) nach außen ragt;
galvanisches Überziehen (S6) des äußeren Zuführungsdraht-Abschnittes (3b) der Zuführungsdrähte (3); und
Abschneiden des Zuführungsdraht-Rahmens (81) zum Trennen der Halbleitervorrichtung vom Rahmen, und nachfolgendes Verformen (S7) der äußeren Abschnitte (3b) der Zuführungsdrähte (3).
einem Trägerplättchen-Rahmen (82) mit einem äußeren Trägerplättchen-Rahmenabschnitt (82a), einem bezüglich des äußeren Rahmenabschnitts abgesenkten Trägerplättchen (1) und einem schwebenden Zuführungsdraht (82b) zum Verbinden des Trägerplättchens (1) mit dem äußeren Trägerplättchen-Rahmen abschnitt (82a), wobei das Trägerplättchen (1) innerhalb des äußeren Trägerplättchen-Rahmenabschnitts (82a) angeordnet ist; und
einem Zuführungsdraht-Rahmen (81) mit einem äußeren Zuführungsdraht-Rahmenabschnitt (81a) und einer Vielzahl von sich aus beiden Seiten des äußeren Zuführungsdraht-Rahmen abschnitts (81a) nach innen erstreckenden Zuführungsdrähten (3), dadurch gekennzeichnet, daß
in dem äußeren Zuführungsdraht-Rahmenabschnitt (81a) zumindest ein Rahmen-Schneideschlitz (18) ausgebildet ist, zum Abschneiden des äußeren Trägerplättchen-Rahmen abschnitts (82a), nachdem der Zuführungsdraht-Rahmen (81) mit dem Trägerplättchen-Rahmen (82) verbunden wurde.
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE4345303A DE4345303C2 (de) | 1992-06-05 | 1993-06-04 | Zuführungsdraht-Rahmen zur Verwendung bei der Herstellung einer Halbleitervorrichtung mit LOC-Struktur und Verfahren zur Herstellung einer Halbleitervorrichtung mit LOC-Struktur |
DE4345305A DE4345305C2 (de) | 1992-06-05 | 1993-06-04 | Zuführungsdraht-Rahmen zur Verwendung bei der Herstellung einer Halbleitervorrichtung mit LOC-Struktur und Verfahren zur Herstellung einer Halbleitervorrichtung mit LOC-Struktur |
DE4345302A DE4345302C2 (de) | 1992-06-05 | 1993-06-04 | Verfahren zur Herstellung einer Halbleitervorrichtung mit LOC-Struktur und Zuführungsdraht-Rahmen zur Verwendung bei der Herstellung einer Halbleitervorrichtung mit LOC-Struktur |
DE4345301A DE4345301C2 (de) | 1992-06-05 | 1993-06-04 | Zuführungsdraht-Rahmen zur Verwendung bei der Herstellung einer Halbleitervorrichtung mit LOC-Struktur und Verfahren zum Herstellen einer Halbleitervorrichtung mit LOC-Struktur |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP04145697A JP3088193B2 (ja) | 1992-06-05 | 1992-06-05 | Loc構造を有する半導体装置の製造方法並びにこれに使用するリードフレーム |
Publications (2)
Publication Number | Publication Date |
---|---|
DE4318727A1 DE4318727A1 (de) | 1993-12-09 |
DE4318727C2 true DE4318727C2 (de) | 1998-03-12 |
Family
ID=15391020
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE4318727A Expired - Fee Related DE4318727C2 (de) | 1992-06-05 | 1993-06-04 | Verfahren zur Herstellung einer Halbleitervorrichtung mit LOC-Struktur sowie dazugehöriger Zuführungsdrahtrahmen |
Country Status (4)
Country | Link |
---|---|
US (4) | US5535509A (de) |
JP (1) | JP3088193B2 (de) |
KR (1) | KR970003912B1 (de) |
DE (1) | DE4318727C2 (de) |
Families Citing this family (71)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3088193B2 (ja) * | 1992-06-05 | 2000-09-18 | 三菱電機株式会社 | Loc構造を有する半導体装置の製造方法並びにこれに使用するリードフレーム |
US5964030A (en) * | 1994-06-10 | 1999-10-12 | Vlsi Technology, Inc. | Mold flow regulating dam ring |
JP3426804B2 (ja) * | 1995-09-20 | 2003-07-14 | 三菱電機株式会社 | 半導体装置用リードフレームおよび半導体装置 |
JP3299421B2 (ja) * | 1995-10-03 | 2002-07-08 | 三菱電機株式会社 | 電力用半導体装置の製造方法およびリードフレーム |
JP3290869B2 (ja) * | 1995-11-16 | 2002-06-10 | 株式会社東芝 | 半導体装置 |
US6384333B1 (en) | 1996-05-21 | 2002-05-07 | Micron Technology, Inc. | Underfill coating for LOC package |
US5733800A (en) | 1996-05-21 | 1998-03-31 | Micron Technology, Inc. | Underfill coating for LOC package |
US5717246A (en) | 1996-07-29 | 1998-02-10 | Micron Technology, Inc. | Hybrid frame with lead-lock tape |
US5938038A (en) * | 1996-08-02 | 1999-08-17 | Dial Tool Industries, Inc. | Parts carrier strip and apparatus for assembling parts in such a strip |
US5907184A (en) * | 1998-03-25 | 1999-05-25 | Micron Technology, Inc. | Integrated circuit package electrical enhancement |
US5763945A (en) * | 1996-09-13 | 1998-06-09 | Micron Technology, Inc. | Integrated circuit package electrical enhancement with improved lead frame design |
US5776799A (en) * | 1996-11-08 | 1998-07-07 | Samsung Electronics Co., Ltd. | Lead-on-chip type semiconductor chip package using an adhesive deposited on chip active surfaces at a wafer level and method for manufacturing same |
US6407333B1 (en) * | 1997-11-04 | 2002-06-18 | Texas Instruments Incorporated | Wafer level packaging |
US6692989B2 (en) * | 1999-10-20 | 2004-02-17 | Renesas Technology Corporation | Plastic molded type semiconductor device and fabrication process thereof |
KR100703830B1 (ko) * | 1996-12-26 | 2007-04-05 | 가부시키가이샤 히타치세이사쿠쇼 | 수지밀봉형 반도체장치의 제조방법 |
US5907769A (en) | 1996-12-30 | 1999-05-25 | Micron Technology, Inc. | Leads under chip in conventional IC package |
JP3499392B2 (ja) * | 1997-02-12 | 2004-02-23 | 沖電気工業株式会社 | 半導体装置 |
US5986209A (en) * | 1997-07-09 | 1999-11-16 | Micron Technology, Inc. | Package stack via bottom leaded plastic (BLP) packaging |
US6574858B1 (en) | 1998-02-13 | 2003-06-10 | Micron Technology, Inc. | Method of manufacturing a chip package |
JPH11265971A (ja) * | 1998-03-17 | 1999-09-28 | Hitachi Ltd | Tsop型半導体装置 |
US6316821B1 (en) | 1998-09-28 | 2001-11-13 | Cypress Semiconductor Corporation | High density lead frames and methods for plastic injection molding |
US6087195A (en) * | 1998-10-15 | 2000-07-11 | Handy & Harman | Method and system for manufacturing lamp tiles |
US6541872B1 (en) | 1999-01-11 | 2003-04-01 | Micron Technology, Inc. | Multi-layered adhesive for attaching a semiconductor die to a substrate |
US6331728B1 (en) | 1999-02-26 | 2001-12-18 | Cypress Semiconductor Corporation | High reliability lead frame and packaging technology containing the same |
JP2000307228A (ja) | 1999-04-22 | 2000-11-02 | Mitsubishi Electric Corp | 鉛を含まないはんだ接合方法及びこれによって製造された電子モジュール |
US6265761B1 (en) | 1999-05-07 | 2001-07-24 | Maxim Integrated Products, Inc. | Semiconductor devices with improved lead frame structures |
JP2001007268A (ja) * | 1999-06-24 | 2001-01-12 | Oki Electric Ind Co Ltd | 半導体装置及びその製造方法 |
US6434726B1 (en) | 1999-06-29 | 2002-08-13 | Lucent Technologies Inc. | System and method of transmission using coplanar bond wires |
US6281043B1 (en) * | 1999-08-24 | 2001-08-28 | General Semiconductor, Inc. | Fabrication of hybrid semiconductor devices |
KR20010036142A (ko) | 1999-10-06 | 2001-05-07 | 윤종용 | 다층 리드를 갖는 반도체 칩 패키지 |
US6534861B1 (en) | 1999-11-15 | 2003-03-18 | Substrate Technologies Incorporated | Ball grid substrate for lead-on-chip semiconductor package |
JP2001156237A (ja) * | 1999-11-25 | 2001-06-08 | Mitsubishi Electric Corp | リードフレーム及びそれを用いた樹脂封止型半導体装置 |
JP3510838B2 (ja) * | 2000-03-24 | 2004-03-29 | 三洋電機株式会社 | 半導体装置およびその製造方法 |
TW454314B (en) * | 2000-05-30 | 2001-09-11 | Gen Semiconductor Of Taiwan Lt | Semiconductor device packaging assembly and method for manufacturing the same |
JP4659300B2 (ja) * | 2000-09-13 | 2011-03-30 | 浜松ホトニクス株式会社 | レーザ加工方法及び半導体チップの製造方法 |
JP2002176130A (ja) | 2000-12-08 | 2002-06-21 | Mitsubishi Electric Corp | 封止型半導体装置およびそれに用いられるリードフレーム |
KR100365926B1 (ko) | 2001-01-04 | 2002-12-26 | 삼성전자 주식회사 | 휴대용 전자기기의 보조전원공급장치 |
US6717260B2 (en) * | 2001-01-22 | 2004-04-06 | International Rectifier Corporation | Clip-type lead frame for source mounted die |
US7057273B2 (en) * | 2001-05-15 | 2006-06-06 | Gem Services, Inc. | Surface mount package |
US20030094678A1 (en) * | 2001-11-19 | 2003-05-22 | Chino-Excel Technology Corp. | Wireless bonded semiconductor device and method for packaging the same |
US6986197B2 (en) * | 2001-12-06 | 2006-01-17 | Asm Technology Singapore Pte Ltd. | Method of manufacturing an IC package |
EP1494271B1 (de) | 2002-03-12 | 2011-11-16 | Hamamatsu Photonics K.K. | Verfahren zum auftrennen eines substrats |
TWI326626B (en) * | 2002-03-12 | 2010-07-01 | Hamamatsu Photonics Kk | Laser processing method |
ES2356817T3 (es) | 2002-03-12 | 2011-04-13 | Hamamatsu Photonics K.K. | Método de corte de un objeto procesado. |
SG142115A1 (en) * | 2002-06-14 | 2008-05-28 | Micron Technology Inc | Wafer level packaging |
US6996897B2 (en) * | 2002-07-31 | 2006-02-14 | Freescale Semiconductor, Inc. | Method of making a mount for electronic devices |
US6924568B2 (en) * | 2002-08-06 | 2005-08-02 | Apple Computer, Inc. | Quiet fan speed control |
TWI520269B (zh) | 2002-12-03 | 2016-02-01 | Hamamatsu Photonics Kk | Cutting method of semiconductor substrate |
FR2852250B1 (fr) * | 2003-03-11 | 2009-07-24 | Jean Luc Jouvin | Fourreau de protection pour canule, un ensemble d'injection comportant un tel fourreau et aiguille equipee d'un tel fourreau |
WO2004080643A1 (ja) * | 2003-03-12 | 2004-09-23 | Hamamatsu Photonics K.K. | レーザ加工方法 |
SG119185A1 (en) | 2003-05-06 | 2006-02-28 | Micron Technology Inc | Method for packaging circuits and packaged circuits |
JP4578870B2 (ja) * | 2004-06-28 | 2010-11-10 | 日立ケーブルプレシジョン株式会社 | 半導体装置用リードフレーム及びその製造方法 |
KR20060021744A (ko) | 2004-09-04 | 2006-03-08 | 삼성테크윈 주식회사 | 리드프레임 및 그 제조방법 |
TWM279026U (en) * | 2005-07-01 | 2005-10-21 | Wan-Shuen Jou | Base for surface-mount-type LED |
US8164168B2 (en) | 2006-06-30 | 2012-04-24 | Oki Semiconductor Co., Ltd. | Semiconductor package |
DE102007039916A1 (de) | 2007-08-23 | 2009-02-26 | Siemens Ag | Aufbau- und Verbindungstechnik von Modulen mittels dreidimensional geformter Leadframes |
DE102008018886A1 (de) * | 2008-04-14 | 2009-10-15 | Marquardt Gmbh | Bauelement und Verfahren zu dessen Herstellung |
JP5128409B2 (ja) * | 2008-08-04 | 2013-01-23 | 古河電気工業株式会社 | 電子部品内蔵コネクタ及びその製造方法、並びに電子部品内蔵コネクタの製造装置 |
JP5217800B2 (ja) | 2008-09-03 | 2013-06-19 | 日亜化学工業株式会社 | 発光装置、樹脂パッケージ、樹脂成形体並びにこれらの製造方法 |
USD794644S1 (en) * | 2009-01-07 | 2017-08-15 | Samsung Electronics Co., Ltd. | Memory device |
USD794034S1 (en) * | 2009-01-07 | 2017-08-08 | Samsung Electronics Co., Ltd. | Memory device |
USD795261S1 (en) * | 2009-01-07 | 2017-08-22 | Samsung Electronics Co., Ltd. | Memory device |
USD794641S1 (en) * | 2009-01-07 | 2017-08-15 | Samsung Electronics Co., Ltd. | Memory device |
USD794642S1 (en) * | 2009-01-07 | 2017-08-15 | Samsung Electronics Co., Ltd. | Memory device |
USD794643S1 (en) * | 2009-01-07 | 2017-08-15 | Samsung Electronics Co., Ltd. | Memory device |
USD795262S1 (en) * | 2009-01-07 | 2017-08-22 | Samsung Electronics Co., Ltd. | Memory device |
FR2953066B1 (fr) * | 2009-11-25 | 2011-12-30 | St Microelectronics Tours Sas | Montage en boitier pour composants electroniques assembles par clip |
JP5537522B2 (ja) * | 2011-09-21 | 2014-07-02 | 株式会社東芝 | リードフレーム、半導体製造装置、半導体装置 |
JP2013222714A (ja) * | 2012-04-12 | 2013-10-28 | Denso Corp | 半導体装置の製造方法 |
WO2015083263A1 (ja) * | 2013-12-05 | 2015-06-11 | 新電元工業株式会社 | リードフレーム、金型、実装部品付きリードフレームの製造方法 |
JP7162001B2 (ja) * | 2016-11-23 | 2022-10-27 | ヒタチ・エナジー・スウィツァーランド・アクチェンゲゼルシャフト | 電力用半導体モジュールの製造 |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0108502A2 (de) * | 1982-10-08 | 1984-05-16 | Fujitsu Limited | Plastikverkapselte Halbleiteranordnung und ein Verfahren zu deren Herstellung |
EP0272187A2 (de) * | 1986-12-17 | 1988-06-22 | Fairchild Semiconductor Corporation | Plastikverpackung für Hochfrequenz-Halbleiteranordnungen |
JPS6469041A (en) * | 1987-09-10 | 1989-03-15 | Matsushita Electronics Corp | Lead frame |
JPH01289259A (ja) * | 1988-05-17 | 1989-11-21 | Mitsubishi Electric Corp | 半導体装置の製造方法 |
EP0354696A2 (de) * | 1988-08-06 | 1990-02-14 | Kabushiki Kaisha Toshiba | Halbleiteranordnung mit Leiterrahmen |
JPH02143449A (ja) * | 1988-11-24 | 1990-06-01 | Toshiba Corp | 半導体封止容器 |
JPH02158159A (ja) * | 1988-12-12 | 1990-06-18 | Mitsubishi Electric Corp | 半導体集積回路装置及びその製造方法 |
JPH02213156A (ja) * | 1989-02-14 | 1990-08-24 | Mitsubishi Electric Corp | 半導体フレーム |
JPH033354A (ja) * | 1989-05-31 | 1991-01-09 | Nec Yamagata Ltd | 半導体装置 |
JPH0344956A (ja) * | 1989-07-13 | 1991-02-26 | Mitsubishi Electric Corp | 半導体装置 |
JPH03235360A (ja) * | 1990-02-09 | 1991-10-21 | Nec Corp | 樹脂封止型半導体装置 |
JPH0443670A (ja) * | 1990-06-11 | 1992-02-13 | Toshiba Corp | 半導体装置 |
JPH0449649A (ja) * | 1990-06-18 | 1992-02-19 | Hitachi Cable Ltd | 半導体装置用のリードフレーム |
Family Cites Families (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3590328A (en) * | 1969-10-29 | 1971-06-29 | Hewlett Packard Co | Module assembly and method of making same |
JPS5421168A (en) * | 1977-07-18 | 1979-02-17 | Kyushu Nippon Electric | Semiconductor |
US4480150A (en) * | 1982-07-12 | 1984-10-30 | Motorola Inc. | Lead frame and method |
US4680613A (en) * | 1983-12-01 | 1987-07-14 | Fairchild Semiconductor Corporation | Low impedance package for integrated circuit die |
JPS61108160A (ja) * | 1984-11-01 | 1986-05-26 | Nec Corp | コンデンサ内蔵型半導体装置及びその製造方法 |
JPS6216041A (ja) * | 1985-07-12 | 1987-01-24 | Fuji Electric Co Ltd | 直接液体冷却式回転電機の鉄心くさび |
JPH0663986B2 (ja) * | 1986-01-21 | 1994-08-22 | 株式会社ダイポール | 平面状材料の物性量測定装置 |
JPS62180055A (ja) * | 1986-01-31 | 1987-08-07 | Meidensha Electric Mfg Co Ltd | 炭素薄膜の製造方法 |
JPS62194652A (ja) * | 1986-02-21 | 1987-08-27 | Hitachi Ltd | 半導体装置 |
JPS62234947A (ja) * | 1986-04-07 | 1987-10-15 | Seiko Epson Corp | インパクトドツトヘツド |
US4820658A (en) * | 1986-04-14 | 1989-04-11 | Gte Products Corporation | Method of making a packaged IC chip |
JPS6334966A (ja) * | 1986-07-29 | 1988-02-15 | Mitsubishi Electric Corp | 樹脂封止形半導体装置用フレ−ム |
JPH0671097B2 (ja) * | 1987-03-31 | 1994-09-07 | 鐘淵化学工業株式会社 | カラ−センサ− |
JPS63306647A (ja) * | 1987-06-08 | 1988-12-14 | Rohm Co Ltd | 電子部品の製造方法 |
JPS6433354A (en) * | 1987-07-30 | 1989-02-03 | Rooman Cement Kenkyusho Kk | Mat for aggregate exposure finishing |
JPS6480055A (en) * | 1987-09-21 | 1989-03-24 | Nec Corp | Resin sealed semiconductor device |
US5287000A (en) * | 1987-10-20 | 1994-02-15 | Hitachi, Ltd. | Resin-encapsulated semiconductor memory device useful for single in-line packages |
JPH01187841A (ja) * | 1988-01-22 | 1989-07-27 | Hitachi Ltd | 半導体装置 |
US4897508A (en) * | 1988-02-10 | 1990-01-30 | Olin Corporation | Metal electronic package |
JPH01289258A (ja) * | 1988-05-17 | 1989-11-21 | Fujitsu Ltd | 気相エピタキシャル成長方法 |
JPH0245967A (ja) * | 1988-08-08 | 1990-02-15 | Hitachi Cable Ltd | 半導体装置用リードフレームの製造方法 |
JPH02137253A (ja) * | 1988-11-17 | 1990-05-25 | Mitsubishi Electric Corp | 半導体装置 |
JPH0651489B2 (ja) * | 1989-04-03 | 1994-07-06 | 株式会社村田製作所 | テーピング電子部品の製造方法 |
JPH0693469B2 (ja) * | 1989-11-28 | 1994-11-16 | 株式会社東芝 | 樹脂封止型半導体装置 |
US5089439A (en) * | 1990-02-02 | 1992-02-18 | Hughes Aircraft Company | Process for attaching large area silicon-backed chips to gold-coated surfaces |
JPH0412561A (ja) * | 1990-05-02 | 1992-01-17 | Toshiba Corp | Ic用リードフレーム |
JPH04280462A (ja) * | 1991-03-08 | 1992-10-06 | Mitsubishi Electric Corp | リードフレームおよびこのリードフレームを使用した半導体装置 |
US5218229A (en) * | 1991-08-30 | 1993-06-08 | Micron Technology, Inc. | Inset die lead frame configuration lead frame for a semiconductor device having means for improved busing and die-lead frame attachment |
JP2509422B2 (ja) * | 1991-10-30 | 1996-06-19 | 三菱電機株式会社 | 半導体装置及びその製造方法 |
IT1252136B (it) * | 1991-11-29 | 1995-06-05 | St Microelectronics Srl | Struttura di dispositivo a semiconduttore con dissipatore metallico e corpo in plastica, con mezzi per una connessione elettrica al dissipatore di alta affidabilita' |
US5188982A (en) * | 1991-12-20 | 1993-02-23 | Vlsi Technology, Inc. | Method of bonding a semiconductor die to a package using a gold/silicon preform and cooling the die and package through a monotonically decreasing temperature sequence |
JP3088193B2 (ja) * | 1992-06-05 | 2000-09-18 | 三菱電機株式会社 | Loc構造を有する半導体装置の製造方法並びにこれに使用するリードフレーム |
JPH06334966A (ja) * | 1993-05-26 | 1994-12-02 | Hitachi Ltd | 画像信号のディジタル録画装置 |
US5339518A (en) * | 1993-07-06 | 1994-08-23 | Motorola, Inc. | Method for making a quad leadframe for a semiconductor device |
JPH07147365A (ja) * | 1993-10-01 | 1995-06-06 | Electroplating Eng Of Japan Co | リードフレームの変形防止方法 |
-
1992
- 1992-06-05 JP JP04145697A patent/JP3088193B2/ja not_active Expired - Fee Related
-
1993
- 1993-06-04 DE DE4318727A patent/DE4318727C2/de not_active Expired - Fee Related
- 1993-06-04 KR KR93010135A patent/KR970003912B1/ko not_active IP Right Cessation
-
1994
- 1994-10-19 US US08/325,637 patent/US5535509A/en not_active Expired - Lifetime
-
1995
- 1995-07-25 US US08/506,852 patent/US5763829A/en not_active Expired - Fee Related
-
1996
- 1996-03-13 US US08/614,552 patent/US5724726A/en not_active Expired - Lifetime
-
1998
- 1998-03-31 US US09/050,397 patent/US5900582A/en not_active Expired - Fee Related
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0108502A2 (de) * | 1982-10-08 | 1984-05-16 | Fujitsu Limited | Plastikverkapselte Halbleiteranordnung und ein Verfahren zu deren Herstellung |
EP0272187A2 (de) * | 1986-12-17 | 1988-06-22 | Fairchild Semiconductor Corporation | Plastikverpackung für Hochfrequenz-Halbleiteranordnungen |
US4791473A (en) * | 1986-12-17 | 1988-12-13 | Fairchild Semiconductor Corporation | Plastic package for high frequency semiconductor devices |
JPS6469041A (en) * | 1987-09-10 | 1989-03-15 | Matsushita Electronics Corp | Lead frame |
JPH01289259A (ja) * | 1988-05-17 | 1989-11-21 | Mitsubishi Electric Corp | 半導体装置の製造方法 |
EP0354696A2 (de) * | 1988-08-06 | 1990-02-14 | Kabushiki Kaisha Toshiba | Halbleiteranordnung mit Leiterrahmen |
JPH0245969A (ja) * | 1988-08-06 | 1990-02-15 | Toshiba Corp | 半導体装置の製造方法 |
JPH02143449A (ja) * | 1988-11-24 | 1990-06-01 | Toshiba Corp | 半導体封止容器 |
JPH02158159A (ja) * | 1988-12-12 | 1990-06-18 | Mitsubishi Electric Corp | 半導体集積回路装置及びその製造方法 |
JPH02213156A (ja) * | 1989-02-14 | 1990-08-24 | Mitsubishi Electric Corp | 半導体フレーム |
JPH033354A (ja) * | 1989-05-31 | 1991-01-09 | Nec Yamagata Ltd | 半導体装置 |
JPH0344956A (ja) * | 1989-07-13 | 1991-02-26 | Mitsubishi Electric Corp | 半導体装置 |
JPH03235360A (ja) * | 1990-02-09 | 1991-10-21 | Nec Corp | 樹脂封止型半導体装置 |
JPH0443670A (ja) * | 1990-06-11 | 1992-02-13 | Toshiba Corp | 半導体装置 |
JPH0449649A (ja) * | 1990-06-18 | 1992-02-19 | Hitachi Cable Ltd | 半導体装置用のリードフレーム |
Non-Patent Citations (10)
Title |
---|
Patent Abstracts of Japan, E-1046, 15.3.1991, Vol. 15, No. 110 & JP 03-003354 A * |
Patent Abstracts of Japan, E-1065, 10.5.1991, Vol. 15, No. 183 & JP 03-044956 A * |
Patent Abstracts of Japan, E-1154, 14.1.1992, Vol. 16, No. 14 & JP 03-235360 A * |
Patent Abstracts of Japan, E-1208, 27.5.1992, Vol. 16, No. 230 & JP 04-043670 A * |
Patent Abstracts of Japan, E-1211, 3.6.1992, Vol. 16, No. 240 & JP 04-049649 A * |
Patent Abstracts of Japan, E-780, 29.6.1989, Vol. 13, No. 285 & JP 01-069041 A * |
Patent Abstracts of Japan, E-887, 9.2.1990, Vol. 14, No. 73 & JP 01-289259 A * |
Patent Abstracts of Japan, E-967, 21.8.1990, Vol. 14, No. 387 & JP 02-143449 A * |
Patent Abstracts of Japan, E-974, 6.9.1990, Vol. 14, No. 413 & JP 02-158159 A * |
Patent Abstracts of Japan, E-999, 8.11.1990, Vol. 14, No. 511 & JP 02-213156 A * |
Also Published As
Publication number | Publication date |
---|---|
KR970003912B1 (en) | 1997-03-22 |
DE4318727A1 (de) | 1993-12-09 |
US5763829A (en) | 1998-06-09 |
US5724726A (en) | 1998-03-10 |
KR940001372A (ko) | 1994-01-11 |
JP3088193B2 (ja) | 2000-09-18 |
JPH05343445A (ja) | 1993-12-24 |
US5900582A (en) | 1999-05-04 |
US5535509A (en) | 1996-07-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE4318727C2 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung mit LOC-Struktur sowie dazugehöriger Zuführungsdrahtrahmen | |
DE102005036996B4 (de) | Halbleitervorrichtung | |
DE3814469C2 (de) | ||
DE4207198C2 (de) | Zuführungsrahmen und dessen Verwendung in einer Halbleitervorrichtung | |
DE112006003036T5 (de) | Halbleiterchipgehäuse mit einem Leitungsrahmen und einem Clip sowie Verfahren zur Herstellung | |
EP0149232A2 (de) | Halbleiterbauelement mit einem metallischen Sockel | |
DE10229182A1 (de) | Gestapelte Chip-Packung und Herstellungsverfahren hierfür | |
DE112004000258T5 (de) | Alternativer Entwurf für ein Flip Chip in Leaded Molded Package und Verfahren zur Herstellung | |
EP0115803A2 (de) | Scheibenförmige Solarzelle | |
DE2815776A1 (de) | Halbleiterbauelement mit einer elektrisch und thermisch leitenden tragplatte | |
DE69737320T2 (de) | Halbleitervorrichtung | |
DE10014620A1 (de) | Verfahren zur Herstellung eines Trägerbandes mit einer Vielzahl von elektrischen Einheiten, jeweils aufweisend einen Chip und Kontaktelemente | |
DE19720432A1 (de) | Elektronisches Teil und Verfahren zur Herstellung desselben | |
DE3805130A1 (de) | Gehaeuse fuer eine halbleiteranordnung | |
DE2315711A1 (de) | Verfahren zum kontaktieren von in einem halbleiterkoerper untergebrachten integrierten schaltungen mit hilfe eines ersten kontaktierungsrahmens | |
DE10297264B4 (de) | Halbleitervorrichtung und Verfahren zu deren Herstellung | |
DE19739495C2 (de) | Piezoelektrisches Bauteil und Verfahren zur Herstellung desselben | |
DE19526511A1 (de) | Halbleitervorrichtung und Verfahren zu deren Herstellung und Montage | |
DE3446647C2 (de) | ||
DE19929215A1 (de) | Verfahren zur Herstellung eines BGA-Halbleiterbauelements, ein TAB-Band für ein BGA-Halbleiterbauelement und ein BGA-Halbleiterbauelement | |
DE3508806C2 (de) | ||
WO1997042798A1 (de) | Verfahren zur herstellung elektrisch leitender verbindungen zwischen zwei oder mehr leiterstrukturen | |
DE4345302C2 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung mit LOC-Struktur und Zuführungsdraht-Rahmen zur Verwendung bei der Herstellung einer Halbleitervorrichtung mit LOC-Struktur | |
DE10341186A1 (de) | Verfahren und Vorrichtung zum Kontaktieren von Halbleiterchips | |
EP1298723A2 (de) | Elektronisches Bauteil mit einem Kunststoffgehäuse und Komponenten eines Systemträgers und Verfahren zu deren Herstellung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
OP8 | Request for examination as to paragraph 44 patent law | ||
8172 | Supplementary division/partition in: |
Ref country code: DE Ref document number: 4345305 Format of ref document f/p: P Ref country code: DE Ref document number: 4345302 Format of ref document f/p: P |
|
Q171 | Divided out to: |
Ref country code: DE Ref document number: 4345305 Ref country code: DE Ref document number: 4345302 |
|
8172 | Supplementary division/partition in: |
Ref country code: DE Ref document number: 4345303 Format of ref document f/p: P Ref country code: DE Ref document number: 4345301 Format of ref document f/p: P |
|
Q171 | Divided out to: |
Ref country code: DE Ref document number: 4345301 Ref country code: DE Ref document number: 4345303 |
|
AH | Division in |
Ref country code: DE Ref document number: 4345305 Format of ref document f/p: P Ref country code: DE Ref document number: 4345302 Format of ref document f/p: P Ref country code: DE Ref document number: 4345301 Format of ref document f/p: P Ref country code: DE Ref document number: 4345303 Format of ref document f/p: P |
|
D2 | Grant after examination | ||
AH | Division in |
Ref country code: DE Ref document number: 4345305 Format of ref document f/p: P |
|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |