DE602004012106D1 - Multikanal-DMA mit gemeinsamem FIFO-Puffer - Google Patents

Multikanal-DMA mit gemeinsamem FIFO-Puffer

Info

Publication number
DE602004012106D1
DE602004012106D1 DE602004012106T DE602004012106T DE602004012106D1 DE 602004012106 D1 DE602004012106 D1 DE 602004012106D1 DE 602004012106 T DE602004012106 T DE 602004012106T DE 602004012106 T DE602004012106 T DE 602004012106T DE 602004012106 D1 DE602004012106 D1 DE 602004012106D1
Authority
DE
Germany
Prior art keywords
fifo buffer
channel dma
shared fifo
shared
dma
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE602004012106T
Other languages
English (en)
Other versions
DE602004012106T2 (de
Inventor
Franck Seigneret
Sivayya Ayinala
Nabil Khalifa
Praveen Kolli
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments France SAS
Texas Instruments Inc
Original Assignee
Texas Instruments France SAS
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments France SAS, Texas Instruments Inc filed Critical Texas Instruments France SAS
Publication of DE602004012106D1 publication Critical patent/DE602004012106D1/de
Application granted granted Critical
Publication of DE602004012106T2 publication Critical patent/DE602004012106T2/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
DE602004012106T 2004-10-11 2004-10-11 Multikanal-DMA mit gemeinsamem FIFO-Puffer Active DE602004012106T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP04292404A EP1645967B1 (de) 2004-10-11 2004-10-11 Multikanal-DMA mit gemeinsamem FIFO-Puffer

Publications (2)

Publication Number Publication Date
DE602004012106D1 true DE602004012106D1 (de) 2008-04-10
DE602004012106T2 DE602004012106T2 (de) 2009-02-19

Family

ID=34931444

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602004012106T Active DE602004012106T2 (de) 2004-10-11 2004-10-11 Multikanal-DMA mit gemeinsamem FIFO-Puffer

Country Status (3)

Country Link
US (1) US7373437B2 (de)
EP (1) EP1645967B1 (de)
DE (1) DE602004012106T2 (de)

Families Citing this family (56)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8176296B2 (en) 2000-10-26 2012-05-08 Cypress Semiconductor Corporation Programmable microcontroller architecture
US8160864B1 (en) 2000-10-26 2012-04-17 Cypress Semiconductor Corporation In-circuit emulator and pod synchronized boot
US6724220B1 (en) 2000-10-26 2004-04-20 Cyress Semiconductor Corporation Programmable microcontroller architecture (mixed analog/digital)
US8103496B1 (en) 2000-10-26 2012-01-24 Cypress Semicondutor Corporation Breakpoint control in an in-circuit emulation system
US8149048B1 (en) 2000-10-26 2012-04-03 Cypress Semiconductor Corporation Apparatus and method for programmable power management in a programmable analog circuit block
US7406674B1 (en) 2001-10-24 2008-07-29 Cypress Semiconductor Corporation Method and apparatus for generating microcontroller configuration information
US8078970B1 (en) 2001-11-09 2011-12-13 Cypress Semiconductor Corporation Graphical user interface with user-selectable list-box
US8042093B1 (en) 2001-11-15 2011-10-18 Cypress Semiconductor Corporation System providing automatic source code generation for personalization and parameterization of user modules
US7844437B1 (en) 2001-11-19 2010-11-30 Cypress Semiconductor Corporation System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit
US6971004B1 (en) 2001-11-19 2005-11-29 Cypress Semiconductor Corp. System and method of dynamically reconfiguring a programmable integrated circuit
US8103497B1 (en) 2002-03-28 2012-01-24 Cypress Semiconductor Corporation External interface for event architecture
US7308608B1 (en) 2002-05-01 2007-12-11 Cypress Semiconductor Corporation Reconfigurable testing system and method
US7295049B1 (en) 2004-03-25 2007-11-13 Cypress Semiconductor Corporation Method and circuit for rapid alignment of signals
US7332976B1 (en) * 2005-02-04 2008-02-19 Cypress Semiconductor Corporation Poly-phase frequency synthesis oscillator
US7400183B1 (en) 2005-05-05 2008-07-15 Cypress Semiconductor Corporation Voltage controlled oscillator delay cell and method
DE102005041672A1 (de) * 2005-09-01 2007-03-15 Micronas Gmbh SIMD-Prozessorarchitektur bzw. Verfahren zum Verarbeiten von Daten verschiedenen Datentyps in einer SIMD-Prozessorarchitektur
US9059946B2 (en) * 2005-09-29 2015-06-16 Broadcom Corporation Passive optical network (PON) packet processor
US7797467B2 (en) * 2005-11-01 2010-09-14 Lsi Corporation Systems for implementing SDRAM controllers, and buses adapted to include advanced high performance bus features
JP4936506B2 (ja) * 2005-12-08 2012-05-23 ルネサスエレクトロニクス株式会社 メモリ制御回路及びメモリ制御方法
US8085067B1 (en) 2005-12-21 2011-12-27 Cypress Semiconductor Corporation Differential-to-single ended signal converter circuit and method
US20070226795A1 (en) * 2006-02-09 2007-09-27 Texas Instruments Incorporated Virtual cores and hardware-supported hypervisor integrated circuits, systems, methods and processes of manufacture
US7822903B2 (en) * 2006-02-24 2010-10-26 Qualcomm Incorporated Single bus command having transfer information for transferring data in a processing system
US8067948B2 (en) 2006-03-27 2011-11-29 Cypress Semiconductor Corporation Input/output multiplexer bus
US7904614B1 (en) * 2006-06-27 2011-03-08 Marvell International Ltd. Direct memory access controller with multiple transaction functionality
US7707324B1 (en) * 2006-06-28 2010-04-27 Marvell International Ltd. DMA controller executing multiple transactions at non-contiguous system locations
US8092083B2 (en) 2007-04-17 2012-01-10 Cypress Semiconductor Corporation Temperature sensor with digital bandgap
US8026739B2 (en) 2007-04-17 2011-09-27 Cypress Semiconductor Corporation System level interconnect with programmable switching
US8572297B2 (en) * 2007-04-17 2013-10-29 Cypress Semiconductor Corporation Programmable system-on-chip hub
US7737724B2 (en) 2007-04-17 2010-06-15 Cypress Semiconductor Corporation Universal digital block interconnection and channel routing
US8040266B2 (en) * 2007-04-17 2011-10-18 Cypress Semiconductor Corporation Programmable sigma-delta analog-to-digital converter
US8130025B2 (en) 2007-04-17 2012-03-06 Cypress Semiconductor Corporation Numerical band gap
US7673091B2 (en) * 2007-04-24 2010-03-02 Texas Instruments Incorporated Method to hide or reduce access latency of a slow peripheral in a pipelined direct memory access system
US8266575B1 (en) 2007-04-25 2012-09-11 Cypress Semiconductor Corporation Systems and methods for dynamically reconfiguring a programmable system on a chip
US9720805B1 (en) 2007-04-25 2017-08-01 Cypress Semiconductor Corporation System and method for controlling a target device
US8065653B1 (en) 2007-04-25 2011-11-22 Cypress Semiconductor Corporation Configuration of programmable IC design elements
US20090024772A1 (en) * 2007-07-20 2009-01-22 Wenjeng Ko Overlayed separate dma mapping of adapters
US20090024823A1 (en) * 2007-07-20 2009-01-22 Wenjeng Ko Overlayed separate dma mapping of adapters
US8049569B1 (en) 2007-09-05 2011-11-01 Cypress Semiconductor Corporation Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes
WO2009033966A1 (en) * 2007-09-13 2009-03-19 Thomson Licensing Dynamic buffer allocation system and method
US8775839B2 (en) * 2008-02-08 2014-07-08 Texas Instruments Incorporated Global hardware supervised power transition management circuits, processes and systems
US8942248B1 (en) * 2010-04-19 2015-01-27 Altera Corporation Shared control logic for multiple queues
US9319880B2 (en) * 2010-09-15 2016-04-19 Intel Corporation Reformatting data to decrease bandwidth between a video encoder and a buffer
US7958414B1 (en) * 2010-09-22 2011-06-07 Xilinx, Inc. Enhancing security of internal memory
US8842735B2 (en) * 2010-10-26 2014-09-23 Sony Corporation Method to improve detection of motion with phase correlation
US8880819B2 (en) * 2011-12-13 2014-11-04 Micron Technology, Inc. Memory apparatuses, computer systems and methods for ordering memory responses
US8732352B1 (en) * 2013-01-25 2014-05-20 Apple Inc. Dynamic allocation of buffers for direct memory access
US9678904B2 (en) * 2013-08-02 2017-06-13 Lantiq Deutschland Gmbh PCI express data transmission
US10074154B2 (en) * 2014-12-12 2018-09-11 Nxp Usa, Inc. Display controller and a method thereof
US10148483B1 (en) * 2015-09-30 2018-12-04 EMC IP Holding Company LLC Dynamic front end connectivity optimizations
CN107391023B (zh) * 2016-05-16 2021-01-22 深圳市中兴微电子技术有限公司 一种多通道数据存储器及其存取方法及装置
US10445267B2 (en) * 2016-06-29 2019-10-15 Nxp Usa, Inc. Direct memory access (DMA) unit with address alignment
CN108959107B (zh) 2017-05-18 2020-06-16 深圳市中兴微电子技术有限公司 一种共享方法及装置
US10628344B2 (en) 2017-09-22 2020-04-21 Macronix International Co., Ltd. Controlling method, channel operating circuit and memory system for executing memory dies with single channel
CN112948322B (zh) * 2021-02-26 2023-05-16 西安微电子技术研究所 一种基于弹性缓存的虚通道及实现方法
CN115833920B (zh) * 2023-02-14 2023-04-25 北京融为科技有限公司 一种解调数据的传输方法和装置
CN116055409B (zh) * 2023-03-31 2023-07-14 山东云海国创云计算装备产业创新中心有限公司 以太网卡的数据传输方法、装置、网络设备及存储介质

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5191581A (en) * 1990-12-07 1993-03-02 Digital Equipment Corporation Method and apparatus for providing high performance interconnection between interface circuits coupled to information buses
US5386532A (en) * 1991-12-30 1995-01-31 Sun Microsystems, Inc. Method and apparatus for transferring data between a memory and a plurality of peripheral units through a plurality of data channels
US7181548B2 (en) * 1998-10-30 2007-02-20 Lsi Logic Corporation Command queueing engine
US6182183B1 (en) * 1998-11-13 2001-01-30 Sonics, Inc. Communications system and method with multilevel connection identification
US6633926B1 (en) * 1998-11-30 2003-10-14 Matsushita Electric Industrial Co., Ltd. DMA transfer device capable of high-speed consecutive access to pages in a memory
JP2000347987A (ja) * 1999-06-07 2000-12-15 Matsushita Electric Ind Co Ltd Dma転送装置
CA2388790A1 (en) * 2002-06-03 2003-12-03 Catena Networks Canada Inc. Direct memory access circuit with atm support
US20050223131A1 (en) * 2004-04-02 2005-10-06 Goekjian Kenneth S Context-based direct memory access engine for use with a memory system shared by devices associated with multiple input and output ports

Also Published As

Publication number Publication date
US20060080477A1 (en) 2006-04-13
US7373437B2 (en) 2008-05-13
EP1645967B1 (de) 2008-02-27
DE602004012106T2 (de) 2009-02-19
EP1645967A1 (de) 2006-04-12

Similar Documents

Publication Publication Date Title
DE602004012106D1 (de) Multikanal-DMA mit gemeinsamem FIFO-Puffer
DE602007013151D1 (de) Pufferelement
NO20071069L (no) Anti-CD154-antistoff
DE602004012563D1 (de) Mehrfädiges DMA
DE602005005402D1 (de) Flachdruckverfahren
DE602004001788D1 (de) Anschlagspuffervorrichtung
DE602005008726D1 (de) Verwendet
PL2327423T3 (pl) Sposoby stosowania przeciwciał przeciw ludzkiej IL-22
ITPD20060384A1 (it) Dispositivo di manipolazione
DE102004001078B8 (de) Flugzeugrumpf
HK1117491A1 (en) Elevator device or buffer
TWI348820B (en) Output buffer circuit
TWI315604B (en) Oscillating buffer with single gate oxide devices
ITVR20040030A1 (it) Dispositivo di alimentazione di bicchieri
DE502005002877D1 (de) LED-Scannerzeiger
EP2087666A4 (de) Auf priorität basierende pufferwahlverwaltung
SE0600938L (sv) Storleksreducerande anordning
EP1845618A4 (de) Taktpuffer
DE602006004394D1 (de) Fördervorrichtung mit Puffersystem
DE102004023721B8 (de) Zug- und/oder Puffervorrichtung
TWI319661B (en) Input/output buffer device
GB0424294D0 (en) Buffer layer
DE60306917D1 (de) FIFO Architektur mit Überlaufschutz
FI20030035A0 (fi) Puskuri
PL1700749T3 (pl) Zderzak dokujący

Legal Events

Date Code Title Description
8364 No opposition during term of opposition