DE60233236D1 - Pipeline-architektur für maximum-a-posteriori-(map-) decodierer - Google Patents

Pipeline-architektur für maximum-a-posteriori-(map-) decodierer

Info

Publication number
DE60233236D1
DE60233236D1 DE60233236T DE60233236T DE60233236D1 DE 60233236 D1 DE60233236 D1 DE 60233236D1 DE 60233236 T DE60233236 T DE 60233236T DE 60233236 T DE60233236 T DE 60233236T DE 60233236 D1 DE60233236 D1 DE 60233236D1
Authority
DE
Germany
Prior art keywords
map
bit
posteriori
decoder
maximum
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60233236T
Other languages
English (en)
Inventor
Edward L Hepler
Michael F Starsinic
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
InterDigital Technology Corp
Original Assignee
InterDigital Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by InterDigital Technology Corp filed Critical InterDigital Technology Corp
Application granted granted Critical
Publication of DE60233236D1 publication Critical patent/DE60233236D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N5/00—Computing arrangements using knowledge-based models
    • G06N5/04—Inference or reasoning models
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/3905—Maximum a posteriori probability [MAP] decoding or approximations thereof based on trellis or lattice decoding, e.g. forward-backward algorithm, log-MAP decoding, max-log-MAP decoding
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/3972—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using sliding window techniques or parallel windows
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6502—Reduction of hardware complexity or efficient processing
    • H03M13/6505—Memory efficient implementations
DE60233236T 2001-09-06 2002-04-15 Pipeline-architektur für maximum-a-posteriori-(map-) decodierer Expired - Lifetime DE60233236D1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US31785501P 2001-09-06 2001-09-06
US10/037,609 US6961921B2 (en) 2001-09-06 2002-01-02 Pipeline architecture for maximum a posteriori (MAP) decoders
PCT/US2002/011664 WO2003023709A1 (en) 2001-09-06 2002-04-15 Pipeline architecture for maximum a posteriori (map) decoders

Publications (1)

Publication Number Publication Date
DE60233236D1 true DE60233236D1 (de) 2009-09-17

Family

ID=26714300

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60233236T Expired - Lifetime DE60233236D1 (de) 2001-09-06 2002-04-15 Pipeline-architektur für maximum-a-posteriori-(map-) decodierer

Country Status (15)

Country Link
US (4) US6961921B2 (de)
EP (2) EP2159921A3 (de)
JP (1) JP3935471B2 (de)
KR (4) KR100905982B1 (de)
CN (2) CN1284114C (de)
AT (1) ATE438958T1 (de)
BR (1) BR0212645A (de)
CA (1) CA2459383A1 (de)
DE (1) DE60233236D1 (de)
HK (1) HK1068436A1 (de)
MX (1) MXPA04002180A (de)
MY (1) MY131249A (de)
NO (1) NO20041357L (de)
TW (2) TWI305701B (de)
WO (1) WO2003023709A1 (de)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6961921B2 (en) * 2001-09-06 2005-11-01 Interdigital Technology Corporation Pipeline architecture for maximum a posteriori (MAP) decoders
JP3898574B2 (ja) * 2002-06-05 2007-03-28 富士通株式会社 ターボ復号方法及びターボ復号装置
SG113431A1 (en) * 2002-08-30 2005-08-29 Oki Techno Ct Singapore Pte Improved turbo decoder
KR20040068771A (ko) * 2003-01-27 2004-08-02 삼성전자주식회사 소프트 복조 방법 및 소프트 복조 장치
GB2409618A (en) * 2003-12-23 2005-06-29 Picochip Designs Ltd Telecommunications decoder device
US7343530B2 (en) * 2004-02-10 2008-03-11 Samsung Electronics Co., Ltd. Turbo decoder and turbo interleaver
US7555070B1 (en) * 2004-04-02 2009-06-30 Maxtor Corporation Parallel maximum a posteriori detectors that generate soft decisions for a sampled data sequence
JP2006115145A (ja) * 2004-10-14 2006-04-27 Nec Electronics Corp 復号装置及び復号方法
KR101279283B1 (ko) * 2006-10-19 2013-06-26 조지아 테크 리서치 코오포레이션 블록 부호를 사용하는 통신 시스템에서 신호 송수신 장치및 방법
US8411709B1 (en) 2006-11-27 2013-04-02 Marvell International Ltd. Use of previously buffered state information to decode in an hybrid automatic repeat request (H-ARQ) transmission mode
JP2009060455A (ja) * 2007-08-31 2009-03-19 Nec Corp スライディングウィンドウターボ復号処理装置とその方法
US8897393B1 (en) 2007-10-16 2014-11-25 Marvell International Ltd. Protected codebook selection at receiver for transmit beamforming
US8291302B2 (en) * 2007-10-17 2012-10-16 Marvell International Ltd. State metrics memory reduction in a turbo decoder implementation
US8542725B1 (en) 2007-11-14 2013-09-24 Marvell International Ltd. Decision feedback equalization for signals having unequally distributed patterns
GB0804206D0 (en) * 2008-03-06 2008-04-16 Altera Corp Resource sharing in decoder architectures
US8565325B1 (en) 2008-03-18 2013-10-22 Marvell International Ltd. Wireless device communication in the 60GHz band
US8572470B2 (en) * 2008-03-28 2013-10-29 Nxp, B.V. Memory-efficient storage method: a fast BJCR based decoder implementation scheme
US8761261B1 (en) 2008-07-29 2014-06-24 Marvell International Ltd. Encoding using motion vectors
US8498342B1 (en) 2008-07-29 2013-07-30 Marvell International Ltd. Deblocking filtering
US8345533B1 (en) 2008-08-18 2013-01-01 Marvell International Ltd. Frame synchronization techniques
US8681893B1 (en) * 2008-10-08 2014-03-25 Marvell International Ltd. Generating pulses using a look-up table
JP5196567B2 (ja) * 2008-12-02 2013-05-15 日本電気株式会社 演算装置、復号化装置およびメモリ制御方法ならびにプログラム
US8578255B1 (en) 2008-12-19 2013-11-05 Altera Corporation Priming of metrics used by convolutional decoders
US8520771B1 (en) 2009-04-29 2013-08-27 Marvell International Ltd. WCDMA modulation
EP2442451A1 (de) * 2009-08-18 2012-04-18 TELEFONAKTIEBOLAGET LM ERICSSON (publ) Soft-Output-Viterbi-Algorithmusverfahren und Decoder
US8817771B1 (en) 2010-07-16 2014-08-26 Marvell International Ltd. Method and apparatus for detecting a boundary of a data frame in a communication network
US20220073211A1 (en) * 2020-07-17 2022-03-10 The Boeing Company Aircraft buffet detection

Family Cites Families (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5148385A (en) 1987-02-04 1992-09-15 Texas Instruments Incorporated Serial systolic processor
US5208816A (en) 1989-08-18 1993-05-04 At&T Bell Laboratories Generalized viterbi decoding algorithms
US5263026A (en) 1991-06-27 1993-11-16 Hughes Aircraft Company Maximum likelihood sequence estimation based equalization within a mobile digital cellular receiver
US5381425A (en) 1992-03-27 1995-01-10 North Carolina State University System for encoding and decoding of convolutionally encoded data
BE1007183A3 (fr) * 1993-06-18 1995-04-18 Solvay Ureines derivees d'alpha, omega-diaminoacides et procede pour leur preparation.
US5450453A (en) 1994-09-28 1995-09-12 Motorola, Inc. Method, apparatus and system for decoding a non-coherently demodulated signal
US5933462A (en) * 1996-11-06 1999-08-03 Qualcomm Incorporated Soft decision output decoder for decoding convolutionally encoded codewords
JPH1124785A (ja) * 1997-07-04 1999-01-29 Hitachi Ltd 半導体集積回路装置と半導体メモリシステム
US6563877B1 (en) * 1998-04-01 2003-05-13 L-3 Communications Corporation Simplified block sliding window implementation of a map decoder
US6343368B1 (en) * 1998-12-18 2002-01-29 Telefonaktiebolaget Lm Ericsson (Publ) Method and system for fast maximum a posteriori decoding
US6484283B2 (en) * 1998-12-30 2002-11-19 International Business Machines Corporation Method and apparatus for encoding and decoding a turbo code in an integrated modem system
US6598204B1 (en) * 1999-02-18 2003-07-22 Imec Vzw System and method of turbo decoding
DE69936067T2 (de) * 1999-03-01 2008-01-10 Fujitsu Ltd., Kawasaki Verfahren und Vorrichtung zur Maximum-a-Posteriori Warscheinlichkeits-Dekodierung
US6754290B1 (en) * 1999-03-31 2004-06-22 Qualcomm Incorporated Highly parallel map decoder
JP3846527B2 (ja) * 1999-07-21 2006-11-15 三菱電機株式会社 ターボ符号の誤り訂正復号器、ターボ符号の誤り訂正復号方法、ターボ符号の復号装置およびターボ符号の復号システム
US6226773B1 (en) * 1999-10-20 2001-05-01 At&T Corp. Memory-minimized architecture for implementing map decoding
US6857101B1 (en) * 1999-12-14 2005-02-15 Intel Corporation Apparatus and method of storing reference vector of state metric
US6477679B1 (en) * 2000-02-07 2002-11-05 Motorola, Inc. Methods for decoding data in digital communication systems
US6477681B1 (en) * 2000-02-07 2002-11-05 Motorola, Inc. Methods for decoding data in digital communication systems
US6856657B1 (en) * 2000-02-10 2005-02-15 Motorola, Inc. Soft output decoder for convolutional codes
US6658071B1 (en) * 2000-02-14 2003-12-02 Ericsson Inc. Delayed decision feedback log-map equalizer
DE60007956T2 (de) * 2000-02-21 2004-07-15 Motorola, Inc., Schaumburg Vorrichtung und Verfahren zur SISO Dekodierung
DE10012873A1 (de) * 2000-03-16 2001-09-27 Infineon Technologies Ag Optimierter Turbo-Decodierer
JP3514217B2 (ja) * 2000-06-29 2004-03-31 日本電気株式会社 ターボ復号方法及び受信機
US6725409B1 (en) * 2000-06-30 2004-04-20 Texas Instruments Incorporated DSP instruction for turbo decoding
US6829313B1 (en) * 2000-07-17 2004-12-07 Motorola, Inc. Sliding window turbo decoder
US6813743B1 (en) * 2000-07-31 2004-11-02 Conexant Systems, Inc. Sliding window technique for map decoders
US6452979B1 (en) * 2000-09-06 2002-09-17 Motorola, Inc. Soft output decoder for convolutional codes
US7234100B1 (en) * 2000-09-28 2007-06-19 Intel Corporation Decoder for trellis-based channel encoding
US6799295B2 (en) * 2001-01-02 2004-09-28 Icomm Technologies, Inc. High speed turbo codes decoder for 3G using pipelined SISO log-map decoders architecture
US6845482B2 (en) * 2001-02-28 2005-01-18 Qualcomm Incorporated Interleaver for turbo decoder
US7200799B2 (en) * 2001-04-30 2007-04-03 Regents Of The University Of Minnesota Area efficient parallel turbo decoding
US6392572B1 (en) * 2001-05-11 2002-05-21 Qualcomm Incorporated Buffer architecture for a turbo decoder
US6885711B2 (en) * 2001-06-27 2005-04-26 Qualcomm Inc Turbo decoder with multiple scale selections
US6961921B2 (en) * 2001-09-06 2005-11-01 Interdigital Technology Corporation Pipeline architecture for maximum a posteriori (MAP) decoders
JP3549519B2 (ja) * 2002-04-26 2004-08-04 沖電気工業株式会社 軟出力復号器

Also Published As

Publication number Publication date
CN1941637A (zh) 2007-04-04
US20110271166A1 (en) 2011-11-03
HK1068436A1 (en) 2005-04-29
EP2159921A2 (de) 2010-03-03
CN1284114C (zh) 2006-11-08
KR20080003013A (ko) 2008-01-04
EP1423823A1 (de) 2004-06-02
US7908545B2 (en) 2011-03-15
TWI301704B (en) 2008-10-01
ATE438958T1 (de) 2009-08-15
BR0212645A (pt) 2004-08-24
MXPA04002180A (es) 2004-06-29
US20060005111A1 (en) 2006-01-05
EP1423823A4 (de) 2006-03-22
US8316285B2 (en) 2012-11-20
US20030066019A1 (en) 2003-04-03
KR20050091792A (ko) 2005-09-15
KR20070064678A (ko) 2007-06-21
MY131249A (en) 2007-07-31
CA2459383A1 (en) 2003-03-20
EP2159921A3 (de) 2011-11-16
KR100582051B1 (ko) 2006-05-22
TWI305701B (en) 2009-01-21
CN1554072A (zh) 2004-12-08
CN1941637B (zh) 2010-05-12
WO2003023709A1 (en) 2003-03-20
US20070118791A1 (en) 2007-05-24
JP2005503058A (ja) 2005-01-27
TW200423549A (en) 2004-11-01
US7181670B2 (en) 2007-02-20
NO20041357L (no) 2004-04-01
KR20040034699A (ko) 2004-04-28
EP1423823B1 (de) 2009-08-05
KR100905982B1 (ko) 2009-07-03
US6961921B2 (en) 2005-11-01
JP3935471B2 (ja) 2007-06-20
KR100887263B1 (ko) 2009-03-06

Similar Documents

Publication Publication Date Title
ATE438958T1 (de) Pipeline-architektur für maximum-a-posteriori- (map-) decodierer
KR100921748B1 (ko) Ｅｃｃ 회로를 포함하는 메모리 시스템 및 그 구동 방법
DE69910320D1 (de) Technik für Einzelfehlerkorrektur im Cachespeicher mit Subblock-Paritätenbits
WO2006057793A3 (en) Predictive error correction code generation facilitating high-speed byte-write in a semiconductor memory
DE3688834D1 (de) Verfahren zum dekodieren von binaersignalen sowie viterbi-dekoder und anwendungen.
US20180175882A1 (en) Low power error correcting code (ecc) system
US7246298B2 (en) Unified viterbi/turbo decoder for mobile communication systems
EP0899887A3 (de) Viterbi-Dekoder mit geringem Stromverbrauch
KR19990063226A (ko) 비터비 디코딩 장치 및 비터비 디코딩 방법
CN101473383B (zh) 具有错误校正能力和高效率的部分字写操作的存储器设备
DE69431065T2 (de) Viterbi pipelinedekoder
WO1996031953A1 (en) Multiport ram for use within a viterbi decoder
US8489972B2 (en) Decoding method and decoding device
DE50102478D1 (de) Optimierter turbo-decodierer
ATE421143T1 (de) Datenspeichersysteme
US6928599B2 (en) Method and apparatus for decoding data
US5513220A (en) Digital receiver with minimum cost index register
KR0183115B1 (ko) 비터비 디코더의 패스 메모리의 제어회로
CA2209254A1 (en) Trellis decoder for atsc 8vsb
CN100440739C (zh) 一种获取交织表的方法
KR0148060B1 (ko) Viterbi 복호기의 ACS를 위한 메모리 최적 구조
KR980006965A (ko) 데이터 역추적을 이용한 비터비 복호장치
Jensen et al. Concatenated coding system with iterated sequential inner decoding
KR950013117A (ko) 개선된 비터비 디코딩 방법
JPS62164320A (ja) シ−ケンシヤル復号器

Legal Events

Date Code Title Description
8364 No opposition during term of opposition