DE68917840D1 - Verfahren zum Herstellen einer dielektrischen Schicht. - Google Patents

Verfahren zum Herstellen einer dielektrischen Schicht.

Info

Publication number
DE68917840D1
DE68917840D1 DE68917840T DE68917840T DE68917840D1 DE 68917840 D1 DE68917840 D1 DE 68917840D1 DE 68917840 T DE68917840 T DE 68917840T DE 68917840 T DE68917840 T DE 68917840T DE 68917840 D1 DE68917840 D1 DE 68917840D1
Authority
DE
Germany
Prior art keywords
making
dielectric layer
dielectric
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE68917840T
Other languages
English (en)
Other versions
DE68917840T2 (de
Inventor
Fabio Gualandris
Luisa Masini
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SRL
Original Assignee
SGS Thomson Microelectronics SRL
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SGS Thomson Microelectronics SRL filed Critical SGS Thomson Microelectronics SRL
Application granted granted Critical
Publication of DE68917840D1 publication Critical patent/DE68917840D1/de
Publication of DE68917840T2 publication Critical patent/DE68917840T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02282—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/312—Organic layers, e.g. photoresist
    • H01L21/3121—Layers comprising organo-silicon compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76819—Smoothing of the dielectric
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/5329—Insulating materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Formation Of Insulating Films (AREA)
DE68917840T 1988-09-29 1989-07-12 Verfahren zum Herstellen einer dielektrischen Schicht. Expired - Fee Related DE68917840T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT8822123A IT1227245B (it) 1988-09-29 1988-09-29 Strato dielettrico di prima interconnessione per dispositivi elettronici a semiconduttore

Publications (2)

Publication Number Publication Date
DE68917840D1 true DE68917840D1 (de) 1994-10-06
DE68917840T2 DE68917840T2 (de) 1994-12-22

Family

ID=11191834

Family Applications (1)

Application Number Title Priority Date Filing Date
DE68917840T Expired - Fee Related DE68917840T2 (de) 1988-09-29 1989-07-12 Verfahren zum Herstellen einer dielektrischen Schicht.

Country Status (5)

Country Link
US (1) US5045504A (de)
EP (1) EP0360992B1 (de)
JP (1) JP2856326B2 (de)
DE (1) DE68917840T2 (de)
IT (1) IT1227245B (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0499057A (ja) * 1990-08-07 1992-03-31 Seiko Epson Corp 半導体装置とその製造方法
JP2538722B2 (ja) * 1991-06-20 1996-10-02 株式会社半導体プロセス研究所 半導体装置の製造方法
JP2757782B2 (ja) * 1994-06-30 1998-05-25 日本電気株式会社 半導体装置の製造方法
EP0851463A1 (de) * 1996-12-24 1998-07-01 STMicroelectronics S.r.l. Herstellungsverfahren von einer dielektrischen Zwischenschicht zur Verbesserung der Planarität in elektronischen Halbleiterschaltungen
US7098499B2 (en) * 2004-08-16 2006-08-29 Chih-Hsin Wang Electrically alterable non-volatile memory cell
EP1789999B1 (de) * 2004-09-16 2017-06-07 Soitec Verfahren für das herstellen von einer siliziumdioxidenschicht
US7439111B2 (en) * 2004-09-29 2008-10-21 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4506435A (en) * 1981-07-27 1985-03-26 International Business Machines Corporation Method for forming recessed isolated regions
US4571366A (en) * 1982-02-11 1986-02-18 Owens-Illinois, Inc. Process for forming a doped oxide film and doped semiconductor
US4656732A (en) * 1984-09-26 1987-04-14 Texas Instruments Incorporated Integrated circuit fabrication process
US4619839A (en) * 1984-12-12 1986-10-28 Fairchild Camera & Instrument Corp. Method of forming a dielectric layer on a semiconductor device
EP0204631A3 (de) * 1985-06-04 1987-05-20 Fairchild Semiconductor Corporation Halbleiterstrukturen mit Polysiloxan-Nivellierschichten
FR2588417B1 (fr) * 1985-10-03 1988-07-29 Bull Sa Procede de formation d'un reseau metallique multicouche d'interconnexion des composants d'un circuit integre de haute densite et circuit integre en resultant
US4753901A (en) * 1985-11-15 1988-06-28 Ncr Corporation Two mask technique for planarized trench oxide isolation of integrated devices
US4775550A (en) * 1986-06-03 1988-10-04 Intel Corporation Surface planarization method for VLSI technology
US4806504A (en) * 1986-09-11 1989-02-21 Fairchild Semiconductor Corporation Planarization method

Also Published As

Publication number Publication date
DE68917840T2 (de) 1994-12-22
EP0360992B1 (de) 1994-08-31
US5045504A (en) 1991-09-03
JPH02123754A (ja) 1990-05-11
IT8822123A0 (it) 1988-09-29
EP0360992A3 (en) 1990-08-29
IT1227245B (it) 1991-03-27
EP0360992A2 (de) 1990-04-04
JP2856326B2 (ja) 1999-02-10

Similar Documents

Publication Publication Date Title
DE3779672T2 (de) Verfahren zum herstellen einer monokristallinen halbleiterschicht.
DE68911621T2 (de) Verfahren zum Herstellen einer Einrichtung.
DE3686453T2 (de) Verfahren zum herstellen einer duennen halbleiterschicht.
DE68917995T2 (de) Verfahren zum Herstellen einer Halbleitervorrichtung.
DE69022087T2 (de) Verfahren zum Herstellen einer Halbleiteranordnung.
DE3780369T2 (de) Verfahren zum herstellen einer halbleiterstruktur.
DE68919549T2 (de) Verfahren zum Herstellen einer Halbleiteranordnung.
DE3874867D1 (de) Verfahren zur behandlung einer kupferoberflaeche.
DE3584071D1 (de) Verfahren zum aufrauhen einer flaeche.
DE3584757D1 (de) Verfahren zum herstellen einer zwei-wannen-cmos-halbleiterstruktur.
DE3884698D1 (de) Verfahren zum Herstellen einer Speicherzelle.
DE3483280D1 (de) Verfahren zum herstellen einer mehrschicht-halbleiteranordnung.
DE69023524D1 (de) Verfahren zum Herstellen einer Multischichtenverbindungsstruktur.
DE3586109D1 (de) Verfahren zum herstellen einer verbindungsstruktur von einer halbleiteranordnung.
DE3581626D1 (de) Photochemisches verfahren zum behandeln einer substratoberflaeche.
DE68920094D1 (de) Verfahren zum Herstellen einer Halbleiteranordnung.
DE69024893T2 (de) Verfahren zum Herstellen einer Fotodiode
DE3784537D1 (de) Herstellungsverfahren einer niedergeschlagenen schicht.
DE68906034T2 (de) Verfahren zum Herstellen einer Halbleiteranordnung.
DE3684202D1 (de) Verfahren zum herstellen einer passivierungsschicht.
DE3883856T2 (de) Verfahren zum Herstellen einer Halbleiteranordnung.
DE3580335D1 (de) Verfahren zum herstellen einer halbleiterstruktur.
DE68917840T2 (de) Verfahren zum Herstellen einer dielektrischen Schicht.
DE3888457T2 (de) Verfahren zum Herstellen einer Halbleitervorrichtung.
DE69018884D1 (de) Verfahren zum Herstellen einer Halbleitervorrichtung.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee