DE68925571D1 - Vermittlungsnetzwerk für Speicherzugriff - Google Patents

Vermittlungsnetzwerk für Speicherzugriff

Info

Publication number
DE68925571D1
DE68925571D1 DE68925571T DE68925571T DE68925571D1 DE 68925571 D1 DE68925571 D1 DE 68925571D1 DE 68925571 T DE68925571 T DE 68925571T DE 68925571 T DE68925571 T DE 68925571T DE 68925571 D1 DE68925571 D1 DE 68925571D1
Authority
DE
Germany
Prior art keywords
memory access
switching network
switching
network
access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE68925571T
Other languages
English (en)
Other versions
DE68925571T2 (de
Inventor
Philip P Carvey
William R Crowther
Randall D Rettberg
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Genuity Solutions Inc
Original Assignee
Bolt Beranek and Newman Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bolt Beranek and Newman Inc filed Critical Bolt Beranek and Newman Inc
Publication of DE68925571D1 publication Critical patent/DE68925571D1/de
Application granted granted Critical
Publication of DE68925571T2 publication Critical patent/DE68925571T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356—Indirect interconnection networks
    • G06F15/17368—Indirect interconnection networks non hierarchical topologies
    • G06F15/17393—Indirect interconnection networks non hierarchical topologies having multistage networks, e.g. broadcasting scattering, gathering, hot spot contention, combining/decombining
DE68925571T 1988-11-30 1989-11-29 Vermittlungsnetzwerk für Speicherzugriff Expired - Fee Related DE68925571T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/277,993 US5041971A (en) 1988-11-30 1988-11-30 Memory accessing switch network

Publications (2)

Publication Number Publication Date
DE68925571D1 true DE68925571D1 (de) 1996-03-14
DE68925571T2 DE68925571T2 (de) 1996-08-01

Family

ID=23063236

Family Applications (1)

Application Number Title Priority Date Filing Date
DE68925571T Expired - Fee Related DE68925571T2 (de) 1988-11-30 1989-11-29 Vermittlungsnetzwerk für Speicherzugriff

Country Status (4)

Country Link
US (1) US5041971A (de)
EP (1) EP0371772B1 (de)
JP (1) JP2781623B2 (de)
DE (1) DE68925571T2 (de)

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5276828A (en) * 1989-03-01 1994-01-04 Digital Equipment Corporation Methods of maintaining cache coherence and processor synchronization in a multiprocessor system using send and receive instructions
US5142686A (en) * 1989-10-20 1992-08-25 United Technologies Corporation Multiprocessor system having processors and switches with each pair of processors connected through a single switch using Latin square matrix
US5226125A (en) * 1989-11-17 1993-07-06 Keith Balmer Switch matrix having integrated crosspoint logic and method of operation
DE68928980T2 (de) * 1989-11-17 1999-08-19 Texas Instruments Inc Multiprozessor mit Koordinatenschalter zwischen Prozessoren und Speichern
US6070003A (en) * 1989-11-17 2000-05-30 Texas Instruments Incorporated System and method of memory access in apparatus having plural processors and plural memories
FR2666472B1 (fr) * 1990-08-31 1992-10-16 Alcatel Nv Systeme de memorisation temporaire d'information comprenant une memoire tampon enregistrant des donnees en blocs de donnees de longueur fixe ou variable.
US5963746A (en) * 1990-11-13 1999-10-05 International Business Machines Corporation Fully distributed processing memory element
US5630162A (en) * 1990-11-13 1997-05-13 International Business Machines Corporation Array processor dotted communication network based on H-DOTs
US5588152A (en) * 1990-11-13 1996-12-24 International Business Machines Corporation Advanced parallel processor including advanced support hardware
US5794059A (en) * 1990-11-13 1998-08-11 International Business Machines Corporation N-dimensional modified hypercube
US5815723A (en) * 1990-11-13 1998-09-29 International Business Machines Corporation Picket autonomy on a SIMD machine
US5765015A (en) * 1990-11-13 1998-06-09 International Business Machines Corporation Slide network for an array processor
US5963745A (en) * 1990-11-13 1999-10-05 International Business Machines Corporation APAP I/O programmable router
US5752067A (en) * 1990-11-13 1998-05-12 International Business Machines Corporation Fully scalable parallel processing system having asynchronous SIMD processing
EP0485690B1 (de) * 1990-11-13 1999-05-26 International Business Machines Corporation Paralleles Assoziativprozessor-System
US5590345A (en) * 1990-11-13 1996-12-31 International Business Machines Corporation Advanced parallel array processor(APAP)
US5734921A (en) * 1990-11-13 1998-03-31 International Business Machines Corporation Advanced parallel array processor computer package
US5966528A (en) * 1990-11-13 1999-10-12 International Business Machines Corporation SIMD/MIMD array processor with vector processing
US5765012A (en) * 1990-11-13 1998-06-09 International Business Machines Corporation Controller for a SIMD/MIMD array having an instruction sequencer utilizing a canned routine library
US5828894A (en) * 1990-11-13 1998-10-27 International Business Machines Corporation Array processor having grouping of SIMD pickets
US5809292A (en) * 1990-11-13 1998-09-15 International Business Machines Corporation Floating point for simid array machine
US5765011A (en) * 1990-11-13 1998-06-09 International Business Machines Corporation Parallel processing system having a synchronous SIMD processing with processing elements emulating SIMD operation using individual instruction streams
US5625836A (en) * 1990-11-13 1997-04-29 International Business Machines Corporation SIMD/MIMD processing memory element (PME)
US5617577A (en) * 1990-11-13 1997-04-01 International Business Machines Corporation Advanced parallel array processor I/O connection
US5594918A (en) * 1991-05-13 1997-01-14 International Business Machines Corporation Parallel computer system providing multi-ported intelligent memory
JP2777301B2 (ja) * 1992-01-07 1998-07-16 三菱電機株式会社 記録装置
JP2642039B2 (ja) * 1992-05-22 1997-08-20 インターナショナル・ビジネス・マシーンズ・コーポレイション アレイ・プロセッサ
JP3237736B2 (ja) * 1993-09-07 2001-12-10 ヒュンダイ エレクトロニクス アメリカ データ記憶装置のマトリックス構造
US5495589A (en) * 1993-12-23 1996-02-27 Unisys Corporation Architecture for smart control of bi-directional transfer of data
US5450578A (en) * 1993-12-23 1995-09-12 Unisys Corporation Method and apparatus for automatically routing around faults within an interconnect system
US5592142A (en) * 1995-09-15 1997-01-07 International Business Machines Corporation High speed greater than or equal to compare circuit
US6473827B2 (en) * 1998-12-22 2002-10-29 Ncr Corporation Distributed multi-fabric interconnect
JP2004536515A (ja) * 2001-07-17 2004-12-02 アルカテル・インターネツトワーキング・インコーポレイテツド デュアルポートメモリエミュレーション方式によるスイッチファブリック
US20080282050A1 (en) * 2007-05-07 2008-11-13 On Demand Microelectronics Methods and arrangements for controlling memory operations
US8306042B1 (en) * 2009-06-19 2012-11-06 Google Inc. Class-based deterministic packet routing

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4598400A (en) * 1983-05-31 1986-07-01 Thinking Machines Corporation Method and apparatus for routing message packets
US4805091A (en) * 1985-06-04 1989-02-14 Thinking Machines Corporation Method and apparatus for interconnecting processors in a hyper-dimensional array
US4670871A (en) * 1985-06-27 1987-06-02 American Telephone And Telegraph Company, At&T Bell Laboratories Reliable synchronous inter-node communication in a self-routing network
US4831519A (en) * 1985-12-12 1989-05-16 Itt Corporation Cellular array processor with variable nesting depth vector control by selective enabling of left and right neighboring processor cells
US4814980A (en) * 1986-04-01 1989-03-21 California Institute Of Technology Concurrent hypercube system with improved message passing
US4789927A (en) * 1986-04-07 1988-12-06 Silicon Graphics, Inc. Interleaved pipeline parallel processing architecture

Also Published As

Publication number Publication date
EP0371772B1 (de) 1996-01-31
JP2781623B2 (ja) 1998-07-30
EP0371772A3 (de) 1991-07-03
DE68925571T2 (de) 1996-08-01
US5041971A (en) 1991-08-20
EP0371772A2 (de) 1990-06-06
JPH02263260A (ja) 1990-10-26

Similar Documents

Publication Publication Date Title
DE68925571D1 (de) Vermittlungsnetzwerk für Speicherzugriff
DE69128107T2 (de) Busanordnung für Speicherzugriff
DE69127140T2 (de) Vielfachzugriffsprotokoll
DE69132953D1 (de) Verbinder für Bürotrennwände
KR860700083A (ko) 스위칭 회로망
DE59010020D1 (de) Statische Speicherzelle
DE69328391T2 (de) Aufbewahrungsvorrichtung für Stangen
DE69027907D1 (de) Datenspeicherzugriff
KR890700995A (ko) 스위칭 회로망
DE69029549D1 (de) Lokale Netzwerk-Architektur
DE69124840D1 (de) Speicherplatzzuordnung für mehrere Speicherbausteine
DE69120301T2 (de) Speicherprüfgerät
DE69226223D1 (de) Kontaktausrichtung für Festwertspeicher
DE69130972T2 (de) System für Leitungsumschaltung
DE3585811D1 (de) Direktzugriffsspeicher.
DE69227433D1 (de) Speicherzugriffseinrichtung
DE69429374D1 (de) Doppelzugriffspeicher
DE69121809T2 (de) Multiportspeicher
ATA89389A (de) Fernmeldetechnische installationsdose
DE3751693D1 (de) Speicherzugriffsteuerung
DE68905778T2 (de) Gasisolierte schaltanordnung.
KR910007772U (ko) 직접 메모리 억세스 시스템
DE69126495T2 (de) Steuerprozessor für Speicherbuskonfiguration
KR890019133U (ko) 고장이력 기억장치
IT1237382B (it) Unita' di memoria con garanzia di copertura

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: BBN CORP., CAMBRIDGE, MASS., US

8339 Ceased/non-payment of the annual fee