DE69207815D1 - Bond-Maschine für Halbleiter-Chips - Google Patents
Bond-Maschine für Halbleiter-ChipsInfo
- Publication number
- DE69207815D1 DE69207815D1 DE69207815T DE69207815T DE69207815D1 DE 69207815 D1 DE69207815 D1 DE 69207815D1 DE 69207815 T DE69207815 T DE 69207815T DE 69207815 T DE69207815 T DE 69207815T DE 69207815 D1 DE69207815 D1 DE 69207815D1
- Authority
- DE
- Germany
- Prior art keywords
- semiconductor chips
- bond machine
- bond
- machine
- chips
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67144—Apparatus for mounting on conductive members, e.g. leadframes or conductors on insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/7565—Means for transporting the components to be connected
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
- Y10T156/17—Surface bonding means and/or assemblymeans with work feeding or handling means
- Y10T156/1702—For plural parts or plural areas of single part
- Y10T156/1744—Means bringing discrete articles into assembled relationship
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
- Y10T29/49167—Manufacturing circuit on or in base by forming conductive walled aperture in base with deforming of conductive path
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/53—Means to assemble or disassemble
- Y10T29/5313—Means to assemble electrical device
- Y10T29/53174—Means to fasten electrical component to wiring board, base, or substrate
- Y10T29/53178—Chip component
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/53—Means to assemble or disassemble
- Y10T29/5313—Means to assemble electrical device
- Y10T29/53174—Means to fasten electrical component to wiring board, base, or substrate
- Y10T29/53183—Multilead component
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3120847A JPH04348540A (ja) | 1991-05-27 | 1991-05-27 | フリップチップボンダー |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69207815D1 true DE69207815D1 (de) | 1996-03-07 |
DE69207815T2 DE69207815T2 (de) | 1996-09-05 |
Family
ID=14796428
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69207815T Expired - Fee Related DE69207815T2 (de) | 1991-05-27 | 1992-05-26 | Bond-Maschine für Halbleiter-Chips |
Country Status (5)
Country | Link |
---|---|
US (1) | US5232532A (de) |
EP (1) | EP0517071B1 (de) |
JP (1) | JPH04348540A (de) |
KR (1) | KR920022433A (de) |
DE (1) | DE69207815T2 (de) |
Families Citing this family (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0794539A (ja) * | 1993-09-20 | 1995-04-07 | Fujitsu Ltd | 半導体装置 |
US5551197A (en) | 1993-09-30 | 1996-09-03 | Donnelly Corporation | Flush-mounted articulated/hinged window assembly |
US5548091A (en) * | 1993-10-26 | 1996-08-20 | Tessera, Inc. | Semiconductor chip connection components with adhesives and methods for bonding to the chip |
JP3305843B2 (ja) * | 1993-12-20 | 2002-07-24 | 株式会社東芝 | 半導体装置 |
JPH07240435A (ja) * | 1994-03-02 | 1995-09-12 | Toshiba Corp | 半導体パッケージの製造方法、半導体の実装方法、および半導体実装装置 |
DE4410739A1 (de) * | 1994-03-28 | 1995-10-05 | Bosch Gmbh Robert | Verfahren zum elektrisch leitfähigen Verbinden von Kontakten |
US7838115B2 (en) | 1995-04-11 | 2010-11-23 | Magna Mirrors Of America, Inc. | Method for manufacturing an articulatable vehicular window assembly |
US6482289B1 (en) * | 1995-10-06 | 2002-11-19 | Motorola, Inc. | Nonconductive laminate for coupling substrates and method therefor |
JP3801674B2 (ja) * | 1995-12-15 | 2006-07-26 | 松下電器産業株式会社 | 電子部品の実装方法 |
JP3519534B2 (ja) * | 1996-02-19 | 2004-04-19 | 株式会社東芝 | ベアチッププローバ装置及びベアチップハンドリング方法 |
US6460245B1 (en) | 1996-03-07 | 2002-10-08 | Tessera, Inc. | Method of fabricating semiconductor chip assemblies |
JP3771320B2 (ja) * | 1996-03-29 | 2006-04-26 | コマツ電子金属株式会社 | 半導体ウェハの貼付方法及び貼付装置 |
JP2830852B2 (ja) * | 1996-08-08 | 1998-12-02 | 松下電器産業株式会社 | 電子部品実装方法 |
JP3284262B2 (ja) * | 1996-09-05 | 2002-05-20 | セイコーエプソン株式会社 | 液晶表示装置及びそれを用いた電子機器 |
EP1448033A1 (de) * | 1996-12-27 | 2004-08-18 | Matsushita Electric Industrial Co., Ltd. | Verfahren und Vorrichtung zum Befestigen eines elektronischen Bauteils auf einer Leiterplatte |
US6077382A (en) * | 1997-05-09 | 2000-06-20 | Citizen Watch Co., Ltd | Mounting method of semiconductor chip |
WO1998052772A1 (fr) * | 1997-05-19 | 1998-11-26 | Hitachi Maxell, Ltd. | Module de circuit integre flexible et son procede de production, procede de production de support d'information comprenant ledit module |
JPH11312881A (ja) * | 1998-04-28 | 1999-11-09 | Matsushita Electric Ind Co Ltd | 基板の接合方法、及び高周波回路、アンテナ、導波管、線路変換器、線路分岐回路、並びに通信システム |
JP3537688B2 (ja) * | 1998-11-24 | 2004-06-14 | 富士通株式会社 | 磁気ヘッドの加工方法 |
US6492251B1 (en) * | 1999-03-10 | 2002-12-10 | Tessera, Inc. | Microelectronic joining processes with bonding material application |
JP3558921B2 (ja) * | 1999-05-14 | 2004-08-25 | シャープ株式会社 | テープキャリア並びにテープキャリア型半導体装置の製造方法 |
US20030009876A1 (en) * | 2000-01-14 | 2003-01-16 | Akira Yamauchi | Method and device for chip mounting |
US6202293B1 (en) * | 2000-01-28 | 2001-03-20 | Visteon Global Technologies, Inc. | Work holder assembly |
DE10010355A1 (de) * | 2000-03-07 | 2001-09-13 | Chemetall Gmbh | Verfahren zum Aufbringen eines Phosphatüberzuges und Verwendung der derart phosphatierten Metallteile |
AT410499B (de) * | 2000-10-31 | 2003-05-26 | Datacon Semiconductor Equip | Einrichtung zur führung eines linear bewegbaren werkzeuges |
US6866741B2 (en) * | 2001-01-08 | 2005-03-15 | Fujitsu Limited | Method for joining large substrates |
US6884313B2 (en) * | 2001-01-08 | 2005-04-26 | Fujitsu Limited | Method and system for joining and an ultra-high density interconnect |
US6800169B2 (en) * | 2001-01-08 | 2004-10-05 | Fujitsu Limited | Method for joining conductive structures and an electrical conductive article |
US6871395B2 (en) * | 2001-08-06 | 2005-03-29 | Siemens Technology-To-Business Center, Llc. | Methods for manufacturing a tactile sensor using an electrically conductive elastomer |
US6759277B1 (en) * | 2003-02-27 | 2004-07-06 | Sharp Laboratories Of America, Inc. | Crystalline silicon die array and method for assembling crystalline silicon sheets onto substrates |
US7047633B2 (en) * | 2003-05-23 | 2006-05-23 | National Starch And Chemical Investment Holding, Corporation | Method of using pre-applied underfill encapsulant |
JP2007109813A (ja) * | 2005-10-12 | 2007-04-26 | Toshiba Matsushita Display Technology Co Ltd | 表示装置の製造装置 |
JP5266723B2 (ja) * | 2007-11-07 | 2013-08-21 | 富士通株式会社 | Rfidタグ製造方法 |
KR101511584B1 (ko) * | 2008-09-25 | 2015-04-13 | 해성디에스 주식회사 | 롤 투 롤 반도체부품 제조장치 및 그에 적용되는 이송방법 |
DE102012008500A1 (de) * | 2012-04-26 | 2013-10-31 | Giesecke & Devrient Gmbh | Herstellung eines portablen Datenträgers |
EP2675252A1 (de) | 2012-06-13 | 2013-12-18 | Polska Wytwornia Papierow Wartosciowych S.A. | Verfahren zur Montage eines elektronischen Elements auf einem Substrat mit auf hohe Temperaturen empfindlichen Leitwegen |
JP5700186B1 (ja) | 2013-07-08 | 2015-04-15 | ソニー株式会社 | 硬化条件の決定方法、回路デバイスの製造方法及び回路デバイス |
TWI581942B (zh) | 2015-04-08 | 2017-05-11 | 韋僑科技股份有限公司 | 跨橋裝置與系統及其軟性電路元件跨橋方法 |
US10379072B2 (en) | 2016-01-04 | 2019-08-13 | Cryovac, Llc | Multiple detector apparatus and method for monitoring an environment |
DE102016125521B4 (de) * | 2016-12-22 | 2020-10-15 | Infineon Technologies Ag | Gemeinsames Verfahren zum Verbinden eines elektronischen Chips mit einem Verbinderkörper und zum Ausbilden des Verbinderkörpers |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3855034A (en) * | 1973-12-10 | 1974-12-17 | C Miller | Method and apparatus for bonding in miniaturized electrical circuits |
US4216577A (en) * | 1975-12-31 | 1980-08-12 | Compagnie Internationale Pour L'informatique Cii-Honeywell Bull (Societe Anonyme) | Portable standardized card adapted to provide access to a system for processing electrical signals and a method of manufacturing such a card |
JPS59161040A (ja) * | 1983-03-03 | 1984-09-11 | Shinkawa Ltd | インナ−リ−ドボンダ− |
FR2572619B1 (fr) * | 1984-10-30 | 1986-12-26 | Ebauchesfabrik Eta Ag | Procede pour l'assemblage et la connexion de circuits integres a des unites de circuits et machine pour sa mise en oeuvre |
US4749120A (en) * | 1986-12-18 | 1988-06-07 | Matsushita Electric Industrial Co., Ltd. | Method of connecting a semiconductor device to a wiring board |
JPH077782B2 (ja) * | 1988-03-29 | 1995-01-30 | 株式会社新川 | テープボンデイング方法 |
JPH01297828A (ja) * | 1988-05-25 | 1989-11-30 | Matsushita Electron Corp | 半導体装置 |
JPH02181447A (ja) * | 1989-01-06 | 1990-07-16 | Matsushita Electric Ind Co Ltd | ダイボンディング装置 |
-
1991
- 1991-05-27 JP JP3120847A patent/JPH04348540A/ja active Pending
-
1992
- 1992-05-26 DE DE69207815T patent/DE69207815T2/de not_active Expired - Fee Related
- 1992-05-26 EP EP92108857A patent/EP0517071B1/de not_active Expired - Lifetime
- 1992-05-26 US US07/887,844 patent/US5232532A/en not_active Expired - Fee Related
- 1992-05-27 KR KR1019920008963A patent/KR920022433A/ko not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
EP0517071A1 (de) | 1992-12-09 |
DE69207815T2 (de) | 1996-09-05 |
KR920022433A (ko) | 1992-12-19 |
JPH04348540A (ja) | 1992-12-03 |
EP0517071B1 (de) | 1996-01-24 |
US5232532A (en) | 1993-08-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69207815D1 (de) | Bond-Maschine für Halbleiter-Chips | |
DE69308390D1 (de) | Packung für integrierte Schaltungschips | |
DE68918775T2 (de) | Chip-auf-Chip-Verbindungsschema für integrierte Halbleiterschaltungen. | |
DE69226398T2 (de) | Halbleiterchip-Verpackung | |
DE69219535D1 (de) | Behälter für Halbleiter-Wafer | |
DE69522182D1 (de) | Halbleitergehäuse mit mehreren Chips | |
KR930012117U (ko) | 반도체 패키지 | |
DE69125072D1 (de) | Mehrschicht-Leiterrahmen für eine Halbleiteranordnung | |
DE69206331D1 (de) | Klebeband zum Befestigen von Halbleiterplättchen. | |
DE69318937D1 (de) | Mehrschicht Leiterrahmen für eine Halbleiteranordnung | |
KR930003589U (ko) | 반도체 패키지용 캐리어 | |
GB2257849B (en) | Semiconductor chip test jig | |
DE69528869D1 (de) | Flachgehäuse für Halbleiter-IC | |
DE3856168T2 (de) | Halbleiterchippackung | |
DE69231501D1 (de) | Packungsstruktur für integrierte Schaltungschips | |
DE69128014D1 (de) | Herstellungsverfahren für integrierte Schaltungschip Packung | |
DE9417734U1 (de) | Halbleiteranordnung für Chip-Module | |
DE69227852D1 (de) | Eigengetterung für ein epitaxiales Halbleiterplättchen | |
KR900700217A (ko) | 반도체 소자용 접합 와이어 | |
KR930016252U (ko) | 반도체 패키지용 리드프레임 | |
KR930016201U (ko) | 반도체용 칩 | |
KR890014828U (ko) | 반도체 칩 접착용 콜렛 | |
DE69232200D1 (de) | Herstellungsverfahren für eine Halbleiterchippackung | |
KR900007492U (ko) | 반도체용 컴파운드 성형기 | |
KR930009746U (ko) | 반도체칩 접착실험용 리드프레임 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8328 | Change in the person/name/address of the agent |
Free format text: PATENTANWAELTE MUELLER & HOFFMANN, 81667 MUENCHEN |
|
8339 | Ceased/non-payment of the annual fee |