DE69228684D1 - Verfahren und gerät zur erweiterung eines rückwandverbindungsbusses ohne zusätzliche byte-selektionssignale - Google Patents

Verfahren und gerät zur erweiterung eines rückwandverbindungsbusses ohne zusätzliche byte-selektionssignale

Info

Publication number
DE69228684D1
DE69228684D1 DE69228684T DE69228684T DE69228684D1 DE 69228684 D1 DE69228684 D1 DE 69228684D1 DE 69228684 T DE69228684 T DE 69228684T DE 69228684 T DE69228684 T DE 69228684T DE 69228684 D1 DE69228684 D1 DE 69228684D1
Authority
DE
Germany
Prior art keywords
backwall
extending
selection signals
connection bus
byte selection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69228684T
Other languages
English (en)
Other versions
DE69228684T2 (de
Inventor
Barry Kennedy
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
AST Research Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AST Research Inc filed Critical AST Research Inc
Publication of DE69228684D1 publication Critical patent/DE69228684D1/de
Application granted granted Critical
Publication of DE69228684T2 publication Critical patent/DE69228684T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4009—Coupling between buses with data restructuring
    • G06F13/4018—Coupling between buses with data restructuring with data-width conversion
DE69228684T 1991-06-26 1992-06-26 Verfahren und gerät zur erweiterung eines rückwandverbindungsbusses ohne zusätzliche byte-selektionssignale Expired - Fee Related DE69228684T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/721,684 US5301281A (en) 1991-06-26 1991-06-26 Method and apparatus for expanding a backplane interconnecting bus in a multiprocessor computer system without additional byte select signals
PCT/US1992/005461 WO1993000640A1 (en) 1991-06-26 1992-06-26 Method and apparatus for expanding a backplane interconnecting bus without additional byte select signals

Publications (2)

Publication Number Publication Date
DE69228684D1 true DE69228684D1 (de) 1999-04-22
DE69228684T2 DE69228684T2 (de) 1999-07-01

Family

ID=24898895

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69228684T Expired - Fee Related DE69228684T2 (de) 1991-06-26 1992-06-26 Verfahren und gerät zur erweiterung eines rückwandverbindungsbusses ohne zusätzliche byte-selektionssignale

Country Status (5)

Country Link
US (1) US5301281A (de)
EP (1) EP0591419B1 (de)
AU (1) AU2271092A (de)
DE (1) DE69228684T2 (de)
WO (1) WO1993000640A1 (de)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5796976A (en) * 1993-05-04 1998-08-18 Digital Equipment Corporation Temporary storage having entries smaller than memory bus
US5649162A (en) * 1993-05-24 1997-07-15 Micron Electronics, Inc. Local bus interface
US5617546A (en) * 1993-12-22 1997-04-01 Acer Incorporated Data bus architecture compatible with 32-bit and 64-bit processors
US5446869A (en) * 1993-12-30 1995-08-29 International Business Machines Corporation Configuration and RAM/ROM control of PCI extension card residing on MCA adapter card
US5751995A (en) * 1994-01-04 1998-05-12 Intel Corporation Apparatus and method of maintaining processor ordering in a multiprocessor system which includes one or more processors that execute instructions speculatively
US5835960A (en) * 1994-01-07 1998-11-10 Cirrus Logic, Inc. Apparatus and method for interfacing a peripheral device having a ROM BIOS to a PCI bus
EP0973098A1 (de) 1994-03-11 2000-01-19 The Panda Project Steckverbindersystem von hoher Dichte
US6092139A (en) * 1994-03-11 2000-07-18 Crane, Jr.; Stanford W. Passive backplane capable of being configured to a variable data path width corresponding to a data size of the pluggable CPU board
US5659708A (en) * 1994-10-03 1997-08-19 International Business Machines Corp. Cache coherency in a multiprocessing system
JPH08147241A (ja) * 1994-11-22 1996-06-07 Seiko Epson Corp 情報処理装置およびその構成方法
US5909560A (en) * 1995-06-06 1999-06-01 National Semiconductor Corporation Target peripheral device detection in a multi-bus system
US5673400A (en) * 1995-06-06 1997-09-30 National Semiconductor Corporation Method and apparatus for identifying and controlling a target peripheral device in a multiple bus system
US5881254A (en) * 1996-06-28 1999-03-09 Lsi Logic Corporation Inter-bus bridge circuit with integrated memory port
US5937174A (en) * 1996-06-28 1999-08-10 Lsi Logic Corporation Scalable hierarchial memory structure for high data bandwidth raid applications
US6094711A (en) * 1997-06-17 2000-07-25 Sun Microsystems, Inc. Apparatus and method for reducing data bus pin count of an interface while substantially maintaining performance
US5951665A (en) * 1997-11-14 1999-09-14 The Panda Project Interface optimized computer system architecture
US6101567A (en) 1998-06-03 2000-08-08 Lucent Technologies Inc. Parallel backplane physical layer interface with scalable data bandwidth
JP4439685B2 (ja) * 2000-06-12 2010-03-24 パナソニック株式会社 記憶データ修正回路
US8122078B2 (en) * 2006-10-06 2012-02-21 Calos Fund, LLC Processor with enhanced combined-arithmetic capability
DE102007024737A1 (de) * 2007-05-25 2008-11-27 Robert Bosch Gmbh Datenübertragungsverfahren zwischen Master- und Slave-Einrichtungen
US11659058B2 (en) 2019-06-28 2023-05-23 Amazon Technologies, Inc. Provider network connectivity management for provider network substrate extensions
US11044118B1 (en) * 2019-06-28 2021-06-22 Amazon Technologies, Inc. Data caching in provider network substrate extensions

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4286319A (en) * 1977-12-06 1981-08-25 The Singer Company Expandable inter-computer communication system
US4412286A (en) * 1980-09-25 1983-10-25 Dowd Brendan O Tightly coupled multiple instruction multiple data computer system
US4417303A (en) * 1981-02-25 1983-11-22 Leeds & Northrup Company Multi-processor data communication bus structure
IT1194131B (it) * 1981-12-23 1988-09-14 Italtel Spa Disposizione circuitale atta a collegare una pluralita' di coppie di elaboratori ad un ulteriore coppia di elaboratori di gerarchia superiore
US4720784A (en) * 1983-10-18 1988-01-19 Thiruvengadam Radhakrishnan Multicomputer network
US5034879A (en) * 1984-10-01 1991-07-23 Unisys Corp. (Formerly Burroughs Corp.) Programmable data path width in a programmable unit having plural levels of subinstruction sets
US4967344A (en) * 1985-03-26 1990-10-30 Codex Corporation Interconnection network for multiple processors
US4683534A (en) * 1985-06-17 1987-07-28 Motorola, Inc. Method and apparatus for interfacing buses of different sizes
JPS6226561A (ja) * 1985-07-26 1987-02-04 Toshiba Corp パ−ソナルコンピユ−タ
JPH0821011B2 (ja) * 1987-06-03 1996-03-04 株式会社日立製作所 バス拡張制御方式
JPS643739A (en) * 1987-06-26 1989-01-09 Toshiba Corp Information processor
US4799187A (en) * 1987-07-30 1989-01-17 Wang Laboratories, Inc. Memory address generator with device address type specifier
EP0303752B1 (de) * 1987-08-20 1993-06-02 International Business Machines Corporation Speicherzugriffssteuerungsvorrichtung in einem Gemischtdatenformatsystem
GB2211326B (en) * 1987-10-16 1991-12-11 Hitachi Ltd Address bus control apparatus
GB2222471B (en) * 1988-08-29 1992-12-09 Mitsubishi Electric Corp Ic card with switchable bus structure
US5109490A (en) * 1989-01-13 1992-04-28 International Business Machines Corporation Data transfer using bus address lines

Also Published As

Publication number Publication date
EP0591419B1 (de) 1999-03-17
EP0591419A1 (de) 1994-04-13
US5301281A (en) 1994-04-05
EP0591419A4 (de) 1995-05-17
WO1993000640A1 (en) 1993-01-07
DE69228684T2 (de) 1999-07-01
AU2271092A (en) 1993-01-25

Similar Documents

Publication Publication Date Title
DE69228684T2 (de) Verfahren und gerät zur erweiterung eines rückwandverbindungsbusses ohne zusätzliche byte-selektionssignale
DE69635970D1 (de) Schaltung und Verfahren zur Umwandlung eines Fernsehsignals
DE69119787T2 (de) Apherese verfahren und vorrichtung dafuer
DE69633039D1 (de) Vorrichtung und Verfahren zur Umwandlung eines Signals
DE69031642D1 (de) Verfahren und Gerät zur Verbesserung eines Multipliziersignals
DE69207039T2 (de) Verfahren zur Simulierung einer akustischen Übertragungsfunktion und Simulator hierfür
DE69226500D1 (de) Verfahren und Gerät zur Sprachsignalübertragung
DE69434398D1 (de) Verfahren und Einrichtung zur Signalformung
DE69222878T2 (de) Verfahren und Vorrichtung zur Sicherung gegen Leitungsfehler
DE69533308D1 (de) Verfahren und zugehöriger Schaltkreis zur Feststellung einer Schaltungsunterbrechung
DE69313161D1 (de) Verfahren und Einrichtung zur Kontrolle einer Anzeigeeinheit
GB2252406A (en) Multichannel analogue detection method and device
DE69223820T2 (de) Gerät und Verfahren zur Programmfehlerbeseitigung
DE69607211T2 (de) Verfahren und gerät zur nebensignalunterdrückung in einer direktsequenzspreizspektrumverbindung
DE69318257D1 (de) Verfahren und Gerät zur Umwandlung eines digitalen Audiosignals
ATA30290A (de) Verfahren und einrichtung zur signalauswertung
DE69531479D1 (de) Gerät zur Signalerzeugung und Verfahren
DE69224151D1 (de) Vorrichtung und Verfahren zur Patientendateneingabe
DE69519956D1 (de) Verfahren und Einrichtung zur Korrektur eines Stromsignals
DE69214055D1 (de) Verfahren und Schaltungsanordnung zur Synchronisierung eines Signals
DE69226677T2 (de) Verfahren und Gerät zur Zeicheneingabe
DE59702837D1 (de) Verfahren und Schaltungsanordnung zum speicheroptimierten Verarbeiten eines FBAS-Signals
DE69129585T2 (de) Verfahren und vorrichtung zur entzerrung eines empfangssignals
DE69604309D1 (de) Vorrichtung zur Dämpfung und Hervorheben eines Signals
DE69231607T2 (de) Verfahren und Einrichtung zur A/D- und D/A-Umwandlung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: SAMSUNG ELECTRONICS CO., LTD., KYUNGKI, KR

8339 Ceased/non-payment of the annual fee