DE69316955T2 - Rechenanlage mit synchronem, dynamischem Speicher - Google Patents

Rechenanlage mit synchronem, dynamischem Speicher

Info

Publication number
DE69316955T2
DE69316955T2 DE1993616955 DE69316955T DE69316955T2 DE 69316955 T2 DE69316955 T2 DE 69316955T2 DE 1993616955 DE1993616955 DE 1993616955 DE 69316955 T DE69316955 T DE 69316955T DE 69316955 T2 DE69316955 T2 DE 69316955T2
Authority
DE
Germany
Prior art keywords
synchronous
computer system
dynamic memory
dynamic
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE1993616955
Other languages
English (en)
Other versions
DE69316955D1 (de
Inventor
Kunio Uchiyama
Osamu Nishii
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Application granted granted Critical
Publication of DE69316955D1 publication Critical patent/DE69316955D1/de
Publication of DE69316955T2 publication Critical patent/DE69316955T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/423—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation characterised by memory arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
    • H04N19/61—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding in combination with predictive coding
DE1993616955 1992-09-18 1993-09-09 Rechenanlage mit synchronem, dynamischem Speicher Expired - Lifetime DE69316955T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24919092 1992-09-18

Publications (2)

Publication Number Publication Date
DE69316955D1 DE69316955D1 (de) 1998-03-19
DE69316955T2 true DE69316955T2 (de) 1998-07-30

Family

ID=17189242

Family Applications (2)

Application Number Title Priority Date Filing Date
DE1993633319 Expired - Lifetime DE69333319T2 (de) 1992-09-18 1993-09-09 Datenverarbeitungssystem mit synchronem, dynamischem Speicher in integrierter Schaltkreistechnik
DE1993616955 Expired - Lifetime DE69316955T2 (de) 1992-09-18 1993-09-09 Rechenanlage mit synchronem, dynamischem Speicher

Family Applications Before (1)

Application Number Title Priority Date Filing Date
DE1993633319 Expired - Lifetime DE69333319T2 (de) 1992-09-18 1993-09-09 Datenverarbeitungssystem mit synchronem, dynamischem Speicher in integrierter Schaltkreistechnik

Country Status (4)

Country Link
US (9) US5574876A (de)
EP (2) EP0591695B1 (de)
KR (1) KR100285136B1 (de)
DE (2) DE69333319T2 (de)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0591695B1 (de) * 1992-09-18 1998-02-11 Hitachi, Ltd. Rechenanlage mit synchronem, dynamischem Speicher
JP3904244B2 (ja) * 1993-09-17 2007-04-11 株式会社ルネサステクノロジ シングル・チップ・データ処理装置
JP3579461B2 (ja) * 1993-10-15 2004-10-20 株式会社ルネサステクノロジ データ処理システム及びデータ処理装置
US6735683B2 (en) * 1994-09-14 2004-05-11 Hitachi, Ltd. Single-chip microcomputer with hierarchical internal bus structure having data and address signal lines coupling CPU with other processing elements
EP0710033A3 (de) * 1994-10-28 1999-06-09 Matsushita Electric Industrial Co., Ltd. MPEG Videodekoder mit breitbandigem Speicher
US5873119A (en) * 1996-02-09 1999-02-16 Intel Corporation Method for parallel processing of dram read request in a memory-cache controller system
US6091768A (en) * 1996-02-21 2000-07-18 Bru; Bernard Device for decoding signals of the MPEG2 type
US6154821A (en) * 1998-03-10 2000-11-28 Rambus Inc. Method and apparatus for initializing dynamic random access memory (DRAM) devices by levelizing a read domain
US6226755B1 (en) * 1999-01-26 2001-05-01 Compaq Computer Corp. Apparatus and method for enhancing data transfer to or from a SDRAM system
JP3807582B2 (ja) 1999-02-18 2006-08-09 株式会社ルネサステクノロジ 情報処理装置及び半導体装置
KR100328726B1 (ko) * 1999-04-29 2002-03-20 한탁돈 메모리 엑세스 시스템 및 그 제어방법
US6867876B1 (en) * 2000-04-24 2005-03-15 International Business Machines Corporation Remote database support in a multifunction office device
FR2820874B1 (fr) * 2001-02-13 2003-05-30 St Microelectronics Sa Procede de gestion a acces aleatoire et rapide d'une memoire dram
JP4071930B2 (ja) * 2000-11-22 2008-04-02 富士通株式会社 シンクロナスｄｒａｍ
JP3918145B2 (ja) * 2001-05-21 2007-05-23 株式会社ルネサステクノロジ メモリコントローラ
US20060136681A1 (en) * 2004-12-21 2006-06-22 Sanjeev Jain Method and apparatus to support multiple memory banks with a memory block
JP5130646B2 (ja) * 2005-06-06 2013-01-30 ソニー株式会社 記憶装置
DE102005045721A1 (de) * 2005-09-24 2007-03-29 Jungheinrich Ag System zur Unterstützung eines Fahrers eines Flurförderzeugs während der Fahrt
KR101237005B1 (ko) * 2007-11-09 2013-02-26 삼성전자주식회사 저항체를 이용한 비휘발성 메모리 장치, 이를 포함하는메모리 시스템, 및 이의 구동 방법
JP4840440B2 (ja) * 2008-12-24 2011-12-21 ソニー株式会社 画像処理装置およびその方法、並びにプログラム
WO2012061375A1 (en) 2010-11-05 2012-05-10 Inventive Media Llc Folding display unit with central member
US8675444B2 (en) * 2011-12-08 2014-03-18 International Business Machines Corporation Synchronized command throttling for multi-channel duty-cycle based memory power management
CN108572926B (zh) * 2017-03-13 2022-02-22 阿里巴巴集团控股有限公司 一种用于同步中央处理器所属缓存的方法和装置
US10483978B1 (en) * 2018-10-16 2019-11-19 Micron Technology, Inc. Memory device processing
TWI779444B (zh) * 2020-12-28 2022-10-01 瑞昱半導體股份有限公司 用於同步動態隨機存取記憶體之控制模組及其控制方法

Family Cites Families (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2948159C2 (de) * 1979-11-29 1983-10-27 Siemens AG, 1000 Berlin und 8000 München Integrierter Speicherbaustein mit wählbaren Betriebsfunktionen
JPS5781660A (en) * 1980-11-10 1982-05-21 Nec Corp Storage device executing parallel operation
JPS58166579A (ja) 1982-03-29 1983-10-01 Fujitsu Ltd メモリ制御方式
US4513372A (en) * 1982-11-15 1985-04-23 Data General Corporation Universal memory
US4727477A (en) 1985-03-22 1988-02-23 International Business Machines Corp. Logically transportable microprocessor interface control unit permitting bus transfers with different but compatible other microprocessors
JPS62128342A (ja) * 1985-11-29 1987-06-10 Fujitsu Ltd メモリアクセス制御方式
JPS62165247A (ja) 1986-01-17 1987-07-21 Hitachi Vlsi Eng Corp 情報処理システム
JPH0644196B2 (ja) 1986-02-04 1994-06-08 日本電気株式会社 極パラメ−タ値抽出装置
US4797850A (en) * 1986-05-12 1989-01-10 Advanced Micro Devices, Inc. Dynamic random access memory controller with multiple independent control channels
JPS6476342A (en) 1987-09-18 1989-03-22 Pfu Ltd Information processing system
US4796232A (en) * 1987-10-20 1989-01-03 Contel Corporation Dual port memory controller
JPH0229988A (ja) 1988-03-28 1990-01-31 Hitachi Ltd メモリ装置
JPH0212541A (ja) * 1988-04-29 1990-01-17 Internatl Business Mach Corp <Ibm> コンピユーテイング・システム及びその動作方法
JPH0267652A (ja) 1988-09-01 1990-03-07 Mitsubishi Electric Corp マイクロコンピュータ
JPH0315956A (ja) * 1989-04-17 1991-01-24 Fujitsu Ltd メモリアクセス装置
US5060145A (en) * 1989-09-06 1991-10-22 Unisys Corporation Memory access system for pipelined data paths to and from storage
US5212777A (en) * 1989-11-17 1993-05-18 Texas Instruments Incorporated Multi-processor reconfigurable in single instruction multiple data (SIMD) and multiple instruction multiple data (MIMD) modes and method of operation
JPH03238539A (ja) * 1990-02-15 1991-10-24 Nec Corp メモリアクセス制御装置
IL96808A (en) * 1990-04-18 1996-03-31 Rambus Inc Introductory / Origin Circuit Agreed Using High-Performance Brokerage
US5283877A (en) * 1990-07-17 1994-02-01 Sun Microsystems, Inc. Single in-line DRAM memory module including a memory controller and cross bar switches
KR100214435B1 (ko) * 1990-07-25 1999-08-02 사와무라 시코 동기식 버스트 엑세스 메모리
JP3100622B2 (ja) * 1990-11-20 2000-10-16 沖電気工業株式会社 同期型ダイナミックｒａｍ
US5339399A (en) * 1991-04-12 1994-08-16 Intel Corporation Cache controller that alternately selects for presentation to a tag RAM a current address latch and a next address latch which hold addresses captured on an input bus
JP3992757B2 (ja) * 1991-04-23 2007-10-17 テキサス インスツルメンツ インコーポレイテツド マイクロプロセッサと同期するメモリ、及びデータプロセッサ、同期メモリ、周辺装置とシステムクロックを含むシステム
JP3532932B2 (ja) * 1991-05-20 2004-05-31 モトローラ・インコーポレイテッド 時間重複メモリ・アクセスを有するランダムにアクセス可能なメモリ
US5539911A (en) * 1991-07-08 1996-07-23 Seiko Epson Corporation High-performance, superscalar-based computer system with out-of-order instruction execution
US5243699A (en) * 1991-12-06 1993-09-07 Maspar Computer Corporation Input/output system for parallel processing arrays
WO1993018463A1 (en) * 1992-03-06 1993-09-16 Rambus, Inc. Method and circuitry for minimizing clock-data skew in a bus system
US5560000A (en) * 1992-05-28 1996-09-24 Texas Instruments Incorporated Time skewing arrangement for operating memory in synchronism with a data processor
EP0591695B1 (de) * 1992-09-18 1998-02-11 Hitachi, Ltd. Rechenanlage mit synchronem, dynamischem Speicher
JP3238539B2 (ja) 1993-08-13 2001-12-17 キヤノン株式会社 光量調節装置
US6453246B1 (en) * 1996-11-04 2002-09-17 3-Dimensional Pharmaceuticals, Inc. System, method, and computer program product for representing proximity data in a multi-dimensional space
US6334165B1 (en) * 1999-11-08 2001-12-25 International Business Machines Corporation Address type determination for an I2C EEPROM
US7089592B2 (en) * 2001-03-15 2006-08-08 Brighterion, Inc. Systems and methods for dynamic detection and prevention of electronic fraud

Also Published As

Publication number Publication date
US20040143700A1 (en) 2004-07-22
EP0809252B1 (de) 2003-11-26
EP0591695A1 (de) 1994-04-13
EP0809252A2 (de) 1997-11-26
US6078986A (en) 2000-06-20
DE69333319D1 (de) 2004-01-08
US5574876A (en) 1996-11-12
EP0809252A3 (de) 1998-04-01
DE69316955D1 (de) 1998-03-19
KR940007690A (ko) 1994-04-27
US20020029317A1 (en) 2002-03-07
US7143230B2 (en) 2006-11-28
US20070061537A1 (en) 2007-03-15
US8234441B2 (en) 2012-07-31
US6697908B2 (en) 2004-02-24
US7376783B2 (en) 2008-05-20
US20110314213A1 (en) 2011-12-22
DE69333319T2 (de) 2004-09-16
KR100285136B1 (ko) 2001-03-15
US6334166B1 (en) 2001-12-25
US20080229004A1 (en) 2008-09-18
US6260107B1 (en) 2001-07-10
US7904641B2 (en) 2011-03-08
EP0591695B1 (de) 1998-02-11

Similar Documents

Publication Publication Date Title
DE69316955D1 (de) Rechenanlage mit synchronem, dynamischem Speicher
DE3771288D1 (de) Dynamischer speicher mit wahlfreiem zugriff.
DE3876415T2 (de) Dynamischer direktzugriffsspeicher.
DE69323861T2 (de) Multiprozessorsystem mit gemeinsamem Speicher
DE69422120T2 (de) Synchroner dynamischer Speicher mit wahlfreiem Zugriff
NO913799D0 (no) Databehandlingssystem.
DE68917792T2 (de) Speicher.
NL193295B (nl) Dynamische halfgeleidergeheugeneenheid.
DE68902193T2 (de) Datenspeicheranordnung.
DE69130889D1 (de) Datenspeichersystem
DE69400870D1 (de) Dynamisches verknüpfungssystem
DE68902275T2 (de) Waermespeichersystem.
DE69129536D1 (de) Objektbasiertes rechnersystem
DE69106231T2 (de) DRAM mit Sperrschicht.
DE69414459D1 (de) Dynamischer Speicher mit Referenzzellen
DE3677150D1 (de) Dynamischer speicher mit erhoehter datengueltigkeitszeitdauer.
NL194627B (nl) Halfgeleidergeheugen met vooraf ingestelde gegevensfunctie.
DE68928840T2 (de) Synchroner dynamischer Speicher
DE69202033T2 (de) Entwicklungssystem.
DE69413567D1 (de) Prozessorsystem mit ferroelektrischem Speicher
DE68915850D1 (de) Mehrfachadressierungssystem.
DE69204143D1 (de) Datenverarbeitungsanordnung mit Speicheranordnung.
DE59101241D1 (de) Warenführungssystem.
DE59203524D1 (de) Alkandiolbisacetale.
DE3850212D1 (de) Vielfach-CPU-System mit gemeinschaftlichem Speicher.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition