DE69530041D1 - Halbleiterspeicher mit Synchronisationssteuerung zum Empfang von Daten in einem Ziel-Halbleiterspeichermodul - Google Patents
Halbleiterspeicher mit Synchronisationssteuerung zum Empfang von Daten in einem Ziel-HalbleiterspeichermodulInfo
- Publication number
- DE69530041D1 DE69530041D1 DE69530041T DE69530041T DE69530041D1 DE 69530041 D1 DE69530041 D1 DE 69530041D1 DE 69530041 T DE69530041 T DE 69530041T DE 69530041 T DE69530041 T DE 69530041T DE 69530041 D1 DE69530041 D1 DE 69530041D1
- Authority
- DE
- Germany
- Prior art keywords
- semiconductor memory
- receiving data
- synchronization control
- memory module
- target
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
- G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1689—Synchronisation and timing concerns
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1694—Configuration of memory controller to different memory types
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP26044994 | 1994-10-25 | ||
JP6260449A JPH08123717A (ja) | 1994-10-25 | 1994-10-25 | 半導体記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69530041D1 true DE69530041D1 (de) | 2003-04-30 |
DE69530041T2 DE69530041T2 (de) | 2004-01-08 |
Family
ID=17348098
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69530041T Expired - Fee Related DE69530041T2 (de) | 1994-10-25 | 1995-10-12 | Halbleiterspeicher mit Synchronisationssteuerung zum Empfang von Daten in einem Ziel-Halbleiterspeichermodul |
Country Status (6)
Country | Link |
---|---|
US (1) | US5646904A (de) |
EP (2) | EP1035478A3 (de) |
JP (1) | JPH08123717A (de) |
KR (1) | KR100356076B1 (de) |
DE (1) | DE69530041T2 (de) |
TW (1) | TW282542B (de) |
Families Citing this family (66)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6088774A (en) | 1996-09-20 | 2000-07-11 | Advanced Memory International, Inc. | Read/write timing for maximum utilization of bidirectional read/write bus |
US5917760A (en) * | 1996-09-20 | 1999-06-29 | Sldram, Inc. | De-skewing data signals in a memory system |
US5892981A (en) * | 1996-10-10 | 1999-04-06 | Hewlett-Packard Company | Memory system and device |
US5940608A (en) | 1997-02-11 | 1999-08-17 | Micron Technology, Inc. | Method and apparatus for generating an internal clock signal that is synchronized to an external clock signal |
US5946244A (en) | 1997-03-05 | 1999-08-31 | Micron Technology, Inc. | Delay-locked loop with binary-coupled capacitor |
US6173432B1 (en) | 1997-06-20 | 2001-01-09 | Micron Technology, Inc. | Method and apparatus for generating a sequence of clock signals |
JP3211739B2 (ja) * | 1997-08-25 | 2001-09-25 | 日本電気株式会社 | 半導体記憶装置 |
JP4578676B2 (ja) * | 1997-10-10 | 2010-11-10 | ラムバス・インコーポレーテッド | デバイスのタイミングを補償する装置及び方法 |
US6401167B1 (en) | 1997-10-10 | 2002-06-04 | Rambus Incorporated | High performance cost optimized memory |
US5917761A (en) * | 1997-11-06 | 1999-06-29 | Motorola Inc. | Synchronous memory interface |
KR100295642B1 (ko) * | 1998-02-07 | 2001-08-07 | 김영환 | 모듈제어회로를구비한메모리모듈 |
US6269451B1 (en) | 1998-02-27 | 2001-07-31 | Micron Technology, Inc. | Method and apparatus for adjusting data timing by delaying clock signal |
JP4634605B2 (ja) * | 1998-03-12 | 2011-02-16 | エルピーダメモリ株式会社 | データ伝送システム |
JP3727778B2 (ja) * | 1998-05-07 | 2005-12-14 | 株式会社東芝 | データ高速転送同期システム及びデータ高速転送同期方法 |
US6338127B1 (en) | 1998-08-28 | 2002-01-08 | Micron Technology, Inc. | Method and apparatus for resynchronizing a plurality of clock signals used to latch respective digital signals, and memory device using same |
US6438043B2 (en) * | 1998-09-02 | 2002-08-20 | Micron Technology, Inc. | Adjustable I/O timing from externally applied voltage |
US6279090B1 (en) | 1998-09-03 | 2001-08-21 | Micron Technology, Inc. | Method and apparatus for resynchronizing a plurality of clock signals used in latching respective digital signals applied to a packetized memory device |
US6349399B1 (en) | 1998-09-03 | 2002-02-19 | Micron Technology, Inc. | Method and apparatus for generating expect data from a captured bit pattern, and memory device using same |
JP4146006B2 (ja) * | 1998-09-28 | 2008-09-03 | 富士通株式会社 | フラッシュメモリを有する電子機器 |
US6430696B1 (en) | 1998-11-30 | 2002-08-06 | Micron Technology, Inc. | Method and apparatus for high speed data capture utilizing bit-to-bit timing correction, and memory device using same |
US6374360B1 (en) | 1998-12-11 | 2002-04-16 | Micron Technology, Inc. | Method and apparatus for bit-to-bit timing correction of a high speed memory bus |
EP1156420B1 (de) * | 1998-12-15 | 2005-07-06 | Matsushita Electric Industrial Co., Ltd. | Taktphasenregelsystem, integrierte schaltung und entwurfsverfahren dafür |
US6115278A (en) | 1999-02-09 | 2000-09-05 | Silicon Graphics, Inc. | Memory system with switching for data isolation |
US6470060B1 (en) | 1999-03-01 | 2002-10-22 | Micron Technology, Inc. | Method and apparatus for generating a phase dependent control signal |
KR100301054B1 (ko) * | 1999-04-07 | 2001-10-29 | 윤종용 | 데이터 입출력 버스의 전송 데이터율을 향상시키는 반도체 메모리장치 및 이를 구비하는 메모리 모듈 |
US6111812A (en) * | 1999-07-23 | 2000-08-29 | Micron Technology, Inc. | Method and apparatus for adjusting control signal timing in a memory device |
US6578125B2 (en) * | 2000-02-14 | 2003-06-10 | Sanyo Electric Co., Ltd. | Memory access circuit and memory access control circuit |
JP2002082830A (ja) | 2000-02-14 | 2002-03-22 | Mitsubishi Electric Corp | インターフェイス回路 |
JP3757757B2 (ja) * | 2000-05-18 | 2006-03-22 | 株式会社日立製作所 | リード優先メモリシステム |
KR20020016430A (ko) * | 2000-08-25 | 2002-03-04 | 윤종용 | 멀티미디어 모듈러 카드와 모듈러 카드 운영장치 및통합형 멀티미디어 시스템 |
KR100389916B1 (ko) * | 2000-08-28 | 2003-07-04 | 삼성전자주식회사 | 메모리 모듈 및 메모리 컨트롤러 |
US6928571B1 (en) | 2000-09-15 | 2005-08-09 | Intel Corporation | Digital system of adjusting delays on circuit boards |
JP4014801B2 (ja) * | 2000-12-28 | 2007-11-28 | 株式会社ルネサステクノロジ | 不揮発性メモリ装置 |
US6487141B2 (en) * | 2001-03-15 | 2002-11-26 | Micron Technology, Inc. | Digital delay, digital phase shifter |
US8391039B2 (en) | 2001-04-24 | 2013-03-05 | Rambus Inc. | Memory module with termination component |
US6675272B2 (en) | 2001-04-24 | 2004-01-06 | Rambus Inc. | Method and apparatus for coordinating memory operations among diversely-located memory components |
US6801989B2 (en) | 2001-06-28 | 2004-10-05 | Micron Technology, Inc. | Method and system for adjusting the timing offset between a clock signal and respective digital signals transmitted along with that clock signal, and memory device and computer system using same |
JP3808799B2 (ja) * | 2002-05-15 | 2006-08-16 | 株式会社東芝 | 磁気ランダムアクセスメモリ |
JP2004192488A (ja) * | 2002-12-13 | 2004-07-08 | Renesas Technology Corp | データプロセッサ及びメモリカード |
US7168027B2 (en) | 2003-06-12 | 2007-01-23 | Micron Technology, Inc. | Dynamic synchronization of data capture on an optical or other high speed communications link |
US7389364B2 (en) * | 2003-07-22 | 2008-06-17 | Micron Technology, Inc. | Apparatus and method for direct memory access in a hub-based memory system |
US7136958B2 (en) | 2003-08-28 | 2006-11-14 | Micron Technology, Inc. | Multiple processor system and method including multiple memory hub modules |
WO2005036747A2 (en) * | 2003-10-10 | 2005-04-21 | Atmel Corporation | Selectable delay pulse generator |
US7120743B2 (en) | 2003-10-20 | 2006-10-10 | Micron Technology, Inc. | Arbitration system and method for memory responses in a hub-based memory system |
US7788451B2 (en) | 2004-02-05 | 2010-08-31 | Micron Technology, Inc. | Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system |
US7257683B2 (en) | 2004-03-24 | 2007-08-14 | Micron Technology, Inc. | Memory arbitration system and method having an arbitration packet protocol |
US6980042B2 (en) | 2004-04-05 | 2005-12-27 | Micron Technology, Inc. | Delay line synchronizer apparatus and method |
US7363419B2 (en) | 2004-05-28 | 2008-04-22 | Micron Technology, Inc. | Method and system for terminating write commands in a hub-based memory system |
JP2006059046A (ja) * | 2004-08-19 | 2006-03-02 | Nec Computertechno Ltd | メモリの制御方式およびメモリ制御回路 |
US7301831B2 (en) | 2004-09-15 | 2007-11-27 | Rambus Inc. | Memory systems with variable delays for write data signals |
DE102004046957B4 (de) * | 2004-09-28 | 2016-02-04 | Polaris Innovations Ltd. | Verfahren und Schaltungsanordnungen zum Abgleichen von Signallaufzeiten in einem Speichersystem |
DE102004047663B4 (de) * | 2004-09-30 | 2007-07-19 | Infineon Technologies Ag | Speicherschaltung mit einer Initialisierungseinheit, sowie Verfahren zum Optimieren von Datenempfangsparametern in einem Speichercontroller |
KR100567908B1 (ko) * | 2004-12-30 | 2006-04-05 | 주식회사 하이닉스반도체 | 반도체 소자의 보정 회로 및 그 구동 방법 |
US20060184726A1 (en) * | 2005-02-11 | 2006-08-17 | Nokia Corporation | Flexible access and control of Dynamic Random Access Memory |
DE102005016684A1 (de) * | 2005-04-11 | 2006-10-12 | Deutsche Thomson-Brandt Gmbh | Speicheranordnung, insbesondere zur nichtflüchtigen Speicherung von unkomprmierten Video-und/oder Audiodaten |
US20070260778A1 (en) * | 2006-04-04 | 2007-11-08 | Ming-Shiang Lai | Memory controller with bi-directional buffer for achieving high speed capability and related method thereof |
TW200901042A (en) * | 2007-06-23 | 2009-01-01 | Jmicron Technology Corp | Storage device and circuit element switching method thereof |
KR100897298B1 (ko) * | 2007-12-27 | 2009-05-14 | (주)인디링스 | 읽기 신호 타이밍을 조정하는 플래시 메모리 장치 및플래시 메모리 장치의 읽기 제어 방법 |
JP2010257260A (ja) * | 2009-04-24 | 2010-11-11 | Kyocera Corp | 電子機器 |
US8547736B2 (en) | 2010-08-03 | 2013-10-01 | Qualcomm Incorporated | Generating a non-reversible state at a bitcell having a first magnetic tunnel junction and a second magnetic tunnel junction |
KR101217937B1 (ko) * | 2010-12-30 | 2013-01-02 | (주)인디링스 | 고속의 외부 메모리 인터페이스를 위한 적응적 디지털 phy |
JP5810962B2 (ja) * | 2011-03-30 | 2015-11-11 | 富士通株式会社 | 記憶制御装置、記憶制御方法及び記憶制御プログラム |
TWI543597B (zh) * | 2013-02-27 | 2016-07-21 | 晨星半導體股份有限公司 | 訊號取樣方法、資料加解密方法、以及使用這些方法的電子裝置 |
JP2015056105A (ja) | 2013-09-13 | 2015-03-23 | 株式会社東芝 | 不揮発性半導体記憶装置 |
JP6500693B2 (ja) * | 2015-08-19 | 2019-04-17 | 富士通株式会社 | 可変遅延制御回路の縮退故障診断方法および可変遅延制御回路を有するメモリコントローラ |
JP6662735B2 (ja) * | 2016-08-03 | 2020-03-11 | ルネサスエレクトロニクス株式会社 | 半導体装置、割り当て方法及び表示システム |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5335337A (en) * | 1989-01-27 | 1994-08-02 | Digital Equipment Corporation | Programmable data transfer timing |
US5394541A (en) * | 1990-07-17 | 1995-02-28 | Sun Microsystems, Inc. | Programmable memory timing method and apparatus for programmably generating generic and then type specific memory timing signals |
US5522064A (en) * | 1990-10-01 | 1996-05-28 | International Business Machines Corporation | Data processing apparatus for dynamically setting timings in a dynamic memory system |
JPH04192047A (ja) * | 1990-11-27 | 1992-07-10 | Toshiba Corp | パーソナルコンピュータ |
KR940007806B1 (ko) * | 1992-02-28 | 1994-08-25 | 삼성전자 주식회사 | 시스템 콘트롤라의 클럭 재발생 회로 |
JP2627475B2 (ja) * | 1992-10-07 | 1997-07-09 | 三菱電機株式会社 | 半導体メモリ装置 |
EP0619546A1 (de) * | 1993-04-05 | 1994-10-12 | Motorola, Inc. | Programmierbare Speichersteuerungsvorrichtung und Verfahren zu ihren Konfigurierung |
US5422781A (en) * | 1993-12-30 | 1995-06-06 | Intel Corporation | Sense amplifier timing method and apparatus for peak power production |
-
1994
- 1994-10-25 JP JP6260449A patent/JPH08123717A/ja active Pending
-
1995
- 1995-07-10 TW TW084107138A patent/TW282542B/zh active
- 1995-10-11 KR KR1019950034909A patent/KR100356076B1/ko not_active IP Right Cessation
- 1995-10-12 EP EP00107468A patent/EP1035478A3/de not_active Withdrawn
- 1995-10-12 DE DE69530041T patent/DE69530041T2/de not_active Expired - Fee Related
- 1995-10-12 EP EP95116105A patent/EP0709786B1/de not_active Expired - Lifetime
- 1995-10-18 US US08/544,540 patent/US5646904A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP1035478A2 (de) | 2000-09-13 |
DE69530041T2 (de) | 2004-01-08 |
EP1035478A3 (de) | 2007-04-18 |
JPH08123717A (ja) | 1996-05-17 |
US5646904A (en) | 1997-07-08 |
EP0709786A1 (de) | 1996-05-01 |
TW282542B (de) | 1996-08-01 |
EP0709786B1 (de) | 2003-03-26 |
KR100356076B1 (ko) | 2002-12-26 |
KR960015250A (ko) | 1996-05-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69530041D1 (de) | Halbleiterspeicher mit Synchronisationssteuerung zum Empfang von Daten in einem Ziel-Halbleiterspeichermodul | |
DE69424927D1 (de) | Datenleseverfahren in Halbleiterspeicheranordnung geeignet zum Speichern von drei- oder mehrwertigen Daten in einer Speicherzelle | |
DE69836437D1 (de) | Speichersystem mit speichermodul mit einem speichermodul-steuerbaustein | |
DE3373762D1 (en) | End-to-end information memory arrangement in a line controller | |
DE3684429D1 (de) | Halbleiterspeicheranordnung mit einem nurlesespeicherelement zum speichern von bestimmter information. | |
DE69422324D1 (de) | Speicherarchitektur mit Fenstern zum Bildkompilieren | |
DE69502169D1 (de) | Verfahren zum Einschreiben von Daten in einen Speicher und entsprechender elektrisch-programmierbarer Speicher | |
DE68919393D1 (de) | Nichtflüchtige Speicherzelle und Verfahren zum Lesen. | |
DE69634182D1 (de) | Direktspeicherzugriffssteuerung mit programmierbarer Zeitsteuerung | |
DE69210893T2 (de) | Speicherband zum Halten von Mikrochips | |
DE69431889T2 (de) | Drehservosteuerschaltung in einem Plattenspieler | |
DE69209638D1 (de) | Steuermoduleinheit zum einbau in ein fahrzeug | |
DE69619620D1 (de) | Synchroner Halbleiterspeicher mit einem systemzyklusabhängigen Schreibausführungszyklus | |
DE69321685D1 (de) | Datenlöschverfahren in einem nicht-flüchtigen Halbleiterspeicher | |
DE69700328T2 (de) | Ausgleich von Latenzzeit in einem Speicher | |
DE69836314D1 (de) | Vorrichtung zum austausch von informationen mit einem eine elektronische schaltung enthaltenden speichermedium, zugehörige elektronische schaltung und system | |
DE68928839T2 (de) | System mit einem synchronen DRAM-Speicher | |
DE69227542T2 (de) | Speicher mit kapazitiver EEPROM-Speicherzelle und Verfahren zum Lesen dieser Speicherzelle | |
DE69734814D1 (de) | Lcd-steuerung mit aktualisierung von in einem ram-speicher gespeicherten daten | |
FI956243A (fi) | Menetelmä dataan pääsyn toteuttamiseksi ensisijaiseen muistiin perustuvassa tietokannassa | |
DE68913316D1 (de) | Rechnersystem mit einem hierarchisch organisierten Speicher. | |
DE68925772T2 (de) | In einem Mikrocomputersystem benutzter Programm-Daten-Speicher | |
DE68926718D1 (de) | Datensicherungsverfahren für einen programmierbaren Speicher | |
FI960087A0 (fi) | Koelaitteiston muistinohjauslaite | |
DE69533499D1 (de) | Speichersteuerungssystem zum Verhindern von Überschreiben in einem betimmten Speicherbereich |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |