US5795495A
(en)
*
|
1994-04-25 |
1998-08-18 |
Micron Technology, Inc. |
Method of chemical mechanical polishing for dielectric layers
|
US5686356A
(en)
|
1994-09-30 |
1997-11-11 |
Texas Instruments Incorporated |
Conductor reticulation for improved device planarity
|
US5847464A
(en)
*
|
1995-09-27 |
1998-12-08 |
Sgs-Thomson Microelectronics, Inc. |
Method for forming controlled voids in interlevel dielectric
|
JP2838992B2
(ja)
*
|
1995-11-10 |
1998-12-16 |
日本電気株式会社 |
半導体装置の製造方法
|
US5893750A
(en)
*
|
1995-11-13 |
1999-04-13 |
Advanced Micro Devices, Inc. |
Method for forming a highly planarized interlevel dielectric structure
|
US5861342A
(en)
*
|
1995-12-26 |
1999-01-19 |
Vlsi Technology, Inc. |
Optimized structures for dummy fill mask design
|
US5639697A
(en)
*
|
1996-01-30 |
1997-06-17 |
Vlsi Technology, Inc. |
Dummy underlayers for improvement in removal rate consistency during chemical mechanical polishing
|
US5783488A
(en)
*
|
1996-01-31 |
1998-07-21 |
Vlsi Technology, Inc. |
Optimized underlayer structures for maintaining chemical mechanical polishing removal rates
|
JPH09223737A
(ja)
*
|
1996-02-16 |
1997-08-26 |
Nec Corp |
半導体装置の製造方法
|
KR100230392B1
(ko)
|
1996-12-05 |
1999-11-15 |
윤종용 |
반도체 소자의 콘택 플러그 형성방법
|
KR100211540B1
(ko)
*
|
1996-05-22 |
1999-08-02 |
김영환 |
반도체소자의 층간절연막 형성방법
|
JPH09321047A
(ja)
*
|
1996-05-24 |
1997-12-12 |
Nec Corp |
半導体装置の製造方法
|
US5733798A
(en)
*
|
1996-06-05 |
1998-03-31 |
Advanced Micro Devices, Inc. |
Mask generation technique for producing an integrated circuit with optimal polysilicon interconnect layout for achieving global planarization
|
US6200894B1
(en)
*
|
1996-06-10 |
2001-03-13 |
International Business Machines Corporation |
Method for enhancing aluminum interconnect properties
|
US5851899A
(en)
*
|
1996-08-08 |
1998-12-22 |
Siemens Aktiengesellschaft |
Gapfill and planarization process for shallow trench isolation
|
US5747382A
(en)
*
|
1996-09-24 |
1998-05-05 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Two-step planarization process using chemical-mechanical polishing and reactive-ion-etching
|
US5963840A
(en)
|
1996-11-13 |
1999-10-05 |
Applied Materials, Inc. |
Methods for depositing premetal dielectric layer at sub-atmospheric and high temperature conditions
|
US6303464B1
(en)
|
1996-12-30 |
2001-10-16 |
Intel Corporation |
Method and structure for reducing interconnect system capacitance through enclosed voids in a dielectric layer
|
US6171896B1
(en)
*
|
1997-02-03 |
2001-01-09 |
Taiwan Semiconductor Manufacturing Company |
Method of forming shallow trench isolation by HDPCVD oxide
|
US5854125A
(en)
*
|
1997-02-24 |
1998-12-29 |
Vlsi Technology, Inc. |
Dummy fill patterns to improve interconnect planarity
|
US5850105A
(en)
|
1997-03-21 |
1998-12-15 |
Advanced Micro Devices, Inc. |
Substantially planar semiconductor topography using dielectrics and chemical mechanical polish
|
JP3638778B2
(ja)
*
|
1997-03-31 |
2005-04-13 |
株式会社ルネサステクノロジ |
半導体集積回路装置およびその製造方法
|
US6117345A
(en)
|
1997-04-02 |
2000-09-12 |
United Microelectronics Corp. |
High density plasma chemical vapor deposition process
|
EP0887847A1
(de)
*
|
1997-04-15 |
1998-12-30 |
STMicroelectronics S.r.l. |
Verfahren zur abschliessenden Passivierung integrierter Schaltungen
|
US5728621A
(en)
*
|
1997-04-28 |
1998-03-17 |
Chartered Semiconductor Manufacturing Pte Ltd |
Method for shallow trench isolation
|
US5814564A
(en)
*
|
1997-05-15 |
1998-09-29 |
Vanguard International Semiconductor Corporation |
Etch back method to planarize an interlayer having a critical HDP-CVD deposition process
|
EP0893825A1
(de)
*
|
1997-07-23 |
1999-01-27 |
STMicroelectronics S.r.l. |
Planarisierungsmethode für integrierte Halbleiterschaltungen unter Verwendung von Mehrschichten
|
DE19741704A1
(de)
*
|
1997-09-22 |
1999-04-01 |
Siemens Ag |
Verfahren zur Erzeugung von Isolationen in einem Substrat
|
US5880007A
(en)
*
|
1997-09-30 |
1999-03-09 |
Siemens Aktiengesellschaft |
Planarization of a non-conformal device layer in semiconductor fabrication
|
EP0907201A1
(de)
*
|
1997-10-03 |
1999-04-07 |
STMicroelectronics S.r.l. |
Planarisierungsmethode für integrierte Schaltungen
|
EP0907202A1
(de)
*
|
1997-10-03 |
1999-04-07 |
STMicroelectronics S.r.l. |
Planarisierungsmethode für integrierte Schaltungen
|
US6268297B1
(en)
*
|
1997-11-26 |
2001-07-31 |
Texas Instruments Incorporated |
Self-planarizing low-temperature doped-silicate-glass process capable of gap-filling narrow spaces
|
KR19990055162A
(ko)
*
|
1997-12-27 |
1999-07-15 |
김영환 |
반도체 소자의 층간절연막 평탄화 방법
|
US5920792A
(en)
*
|
1998-03-19 |
1999-07-06 |
Winbond Electronics Corp |
High density plasma enhanced chemical vapor deposition process in combination with chemical mechanical polishing process for preparation and planarization of intemetal dielectric layers
|
US5946592A
(en)
*
|
1998-03-19 |
1999-08-31 |
Winbond Electronics, Corp. |
Combined in-situ high density plasma enhanced chemical vapor deposition (HDPCVD) and chemical mechanical polishing (CMP) process to form an intermetal dielectric layer with a stopper layer embedded therein
|
US6057207A
(en)
*
|
1998-03-25 |
2000-05-02 |
Taiwan Semiconductor Manufacturing Company |
Shallow trench isolation process using chemical-mechanical polish with self-aligned nitride mask on HDP-oxide
|
US6171917B1
(en)
|
1998-03-25 |
2001-01-09 |
Advanced Micro Devices, Inc. |
Transistor sidewall spacers composed of silicon nitride CVD deposited from a high density plasma source
|
US6057571A
(en)
*
|
1998-03-31 |
2000-05-02 |
Lsi Logic Corporation |
High aspect ratio, metal-to-metal, linear capacitor for an integrated circuit
|
US6358837B1
(en)
|
1998-03-31 |
2002-03-19 |
Lsi Logic Corporation |
Method of electrically connecting and isolating components with vertical elements extending between interconnect layers in an integrated circuit
|
US6417535B1
(en)
|
1998-12-23 |
2002-07-09 |
Lsi Logic Corporation |
Vertical interdigitated metal-insulator-metal capacitor for an integrated circuit
|
US6441419B1
(en)
|
1998-03-31 |
2002-08-27 |
Lsi Logic Corporation |
Encapsulated-metal vertical-interdigitated capacitor and damascene method of manufacturing same
|
US6251740B1
(en)
|
1998-12-23 |
2001-06-26 |
Lsi Logic Corporation |
Method of forming and electrically connecting a vertical interdigitated metal-insulator-metal capacitor extending between interconnect layers in an integrated circuit
|
US6846391B1
(en)
|
1998-04-01 |
2005-01-25 |
Novellus Systems |
Process for depositing F-doped silica glass in high aspect ratio structures
|
US6395150B1
(en)
|
1998-04-01 |
2002-05-28 |
Novellus Systems, Inc. |
Very high aspect ratio gapfill using HDP
|
US6200911B1
(en)
*
|
1998-04-21 |
2001-03-13 |
Applied Materials, Inc. |
Method and apparatus for modifying the profile of narrow, high-aspect-ratio gaps using differential plasma power
|
TW379416B
(en)
*
|
1998-05-04 |
2000-01-11 |
United Microelectronics Corp |
Method of manufacturing dual damascence
|
US6030881A
(en)
*
|
1998-05-05 |
2000-02-29 |
Novellus Systems, Inc. |
High throughput chemical vapor deposition process capable of filling high aspect ratio structures
|
US6004863A
(en)
*
|
1998-05-06 |
1999-12-21 |
Taiwan Semiconductor Manufacturing Company |
Non-polishing sacrificial layer etchback planarizing method for forming a planarized aperture fill layer
|
US6593241B1
(en)
*
|
1998-05-11 |
2003-07-15 |
Applied Materials Inc. |
Method of planarizing a semiconductor device using a high density plasma system
|
US6143672A
(en)
*
|
1998-05-22 |
2000-11-07 |
Advanced Micro Devices, Inc. |
Method of reducing metal voidings in 0.25 μm AL interconnect
|
KR100296137B1
(ko)
*
|
1998-06-16 |
2001-08-07 |
박종섭 |
보호막으로서고밀도플라즈마화학기상증착에의한절연막을갖는반도체소자제조방법
|
US6150285A
(en)
|
1998-06-17 |
2000-11-21 |
Advanced Micro Devices, Inc. |
Method for simultaneous deposition and sputtering of TEOS
|
TW410435B
(en)
|
1998-06-30 |
2000-11-01 |
United Microelectronics Corp |
The metal interconnection manufacture by using the chemical mechanical polishing process
|
US6037018A
(en)
*
|
1998-07-01 |
2000-03-14 |
Taiwan Semiconductor Maufacturing Company |
Shallow trench isolation filled by high density plasma chemical vapor deposition
|
US6759306B1
(en)
*
|
1998-07-10 |
2004-07-06 |
Micron Technology, Inc. |
Methods of forming silicon dioxide layers and methods of forming trench isolation regions
|
KR100319185B1
(ko)
*
|
1998-07-31 |
2002-01-04 |
윤종용 |
반도체 장치의 절연막 형성 방법
|
US6180525B1
(en)
|
1998-08-19 |
2001-01-30 |
Micron Technology, Inc. |
Method of minimizing repetitive chemical-mechanical polishing scratch marks and of processing a semiconductor wafer outer surface
|
US6281132B1
(en)
|
1998-10-06 |
2001-08-28 |
Advanced Micro Devices, Inc. |
Device and method for etching nitride spacers formed upon an integrated circuit gate conductor
|
US6365523B1
(en)
*
|
1998-10-22 |
2002-04-02 |
Taiwan Semiconductor Maufacturing Company |
Integrated high density plasma chemical vapor deposition (HDP-CVD) method and chemical mechanical polish (CMP) planarizing method for forming patterned planarized aperture fill layers
|
US6218251B1
(en)
|
1998-11-06 |
2001-04-17 |
Advanced Micro Devices, Inc. |
Asymmetrical IGFET devices with spacers formed by HDP techniques
|
US6080639A
(en)
*
|
1998-11-25 |
2000-06-27 |
Advanced Micro Devices, Inc. |
Semiconductor device containing P-HDP interdielectric layer
|
US6225210B1
(en)
*
|
1998-12-09 |
2001-05-01 |
Advanced Micro Devices, Inc. |
High density capping layers with improved adhesion to copper interconnects
|
US6153523A
(en)
*
|
1998-12-09 |
2000-11-28 |
Advanced Micro Devices, Inc. |
Method of forming high density capping layers for copper interconnects with improved adhesion
|
US6165905A
(en)
*
|
1999-01-20 |
2000-12-26 |
Philips Electronics, North America Corp. |
Methods for making reliable via structures having hydrophobic inner wall surfaces
|
US6242785B1
(en)
|
1999-01-26 |
2001-06-05 |
Advanced Micro Devices, Inc. |
Nitride based sidewall spaces for submicron MOSFETs
|
US6239024B1
(en)
*
|
1999-03-05 |
2001-05-29 |
United Microelectronics Corp. |
Method of filling gap with dielectrics
|
US6127238A
(en)
*
|
1999-03-11 |
2000-10-03 |
Chartered Semiconductor Manufacturing Ltd. |
Plasma enhanced chemical vapor deposited (PECVD) silicon nitride barrier layer for high density plasma chemical vapor deposited (HDP-CVD) dielectric layer
|
US6194287B1
(en)
|
1999-04-02 |
2001-02-27 |
Taiwan Semiconductor Manufacturing Company |
Shallow trench isolation (STI) method with reproducible alignment registration
|
US6251795B1
(en)
*
|
1999-04-08 |
2001-06-26 |
Wafertech, L.L.C. |
Method for depositing high density plasma chemical vapor deposition oxide with improved topography
|
US6197660B1
(en)
|
1999-04-29 |
2001-03-06 |
Taiwan Semiconductor Manufacturing Company |
Integration of CMP and wet or dry etching for STI
|
US6028013A
(en)
*
|
1999-05-06 |
2000-02-22 |
Vlsi Technology, Inc. |
Moisture repellant integrated circuit dielectric material combination
|
US6274514B1
(en)
|
1999-06-21 |
2001-08-14 |
Taiwan Semiconductor Manufacturing Company |
HDP-CVD method for forming passivation layers with enhanced adhesion
|
US6255207B1
(en)
|
1999-06-21 |
2001-07-03 |
Taiwan Semiconductor Manufacturing Company |
Composite planarizing dielectric layer employing high density plasma chemical vapor deposited (HDP-CVD) underlayer
|
KR100295782B1
(ko)
*
|
1999-07-03 |
2001-07-12 |
윤종용 |
얕은 트렌치 소자분리 방법
|
US6033981A
(en)
*
|
1999-07-22 |
2000-03-07 |
Taiwan Semiconductor Manufacturing Company |
Keyhole-free process for high aspect ratio gap filing
|
US6448629B2
(en)
*
|
1999-07-29 |
2002-09-10 |
International Business Machines Corporation |
Semiconductor device and method of making same
|
US6319796B1
(en)
|
1999-08-18 |
2001-11-20 |
Vlsi Technology, Inc. |
Manufacture of an integrated circuit isolation structure
|
US6261957B1
(en)
|
1999-08-20 |
2001-07-17 |
Taiwan Semiconductor Manufacturing Company |
Self-planarized gap-filling by HDPCVD for shallow trench isolation
|
DE19944304C2
(de)
*
|
1999-09-15 |
2001-09-20 |
Infineon Technologies Ag |
Strukturierung von Kontaktflächen in Mehrlagen-Metallisierungen von Halbleiterbauelementen
|
US6211040B1
(en)
*
|
1999-09-20 |
2001-04-03 |
Chartered Semiconductor Manufacturing Ltd. |
Two-step, low argon, HDP CVD oxide deposition process
|
US6504202B1
(en)
|
2000-02-02 |
2003-01-07 |
Lsi Logic Corporation |
Interconnect-embedded metal-insulator-metal capacitor
|
US6346476B1
(en)
|
1999-09-27 |
2002-02-12 |
Taiwan Semiconductor Manufacturing Company |
Method for enhancing line-to-line capacitance uniformity of plasma enhanced chemical vapor deposited (PECVD) inter-metal dielectric (IMD) layers
|
US6268274B1
(en)
|
1999-10-14 |
2001-07-31 |
Taiwan Semiconductor Manufacturing Company |
Low temperature process for forming inter-metal gap-filling insulating layers in silicon wafer integrated circuitry
|
US6372664B1
(en)
|
1999-10-15 |
2002-04-16 |
Taiwan Semiconductor Manufacturing Company |
Crack resistant multi-layer dielectric layer and method for formation thereof
|
US6391795B1
(en)
*
|
1999-10-22 |
2002-05-21 |
Lsi Logic Corporation |
Low k dielectric composite layer for intergrated circuit structure which provides void-free low k dielectric material between metal lines while mitigating via poisoning
|
US6339027B1
(en)
*
|
1999-11-22 |
2002-01-15 |
Chartered Semiconductor Manufacturing Ltd. |
Process for borderless stop in tin via formation
|
JP4307664B2
(ja)
*
|
1999-12-03 |
2009-08-05 |
株式会社ルネサステクノロジ |
半導体装置
|
US6423653B1
(en)
|
2000-01-11 |
2002-07-23 |
Taiwan Semiconductor Manufacturing Company |
Reduction of plasma damage for HDP-CVD PSG process
|
US6383925B1
(en)
|
2000-02-04 |
2002-05-07 |
Advanced Micro Devices, Inc. |
Method of improving adhesion of capping layers to cooper interconnects
|
US6281114B1
(en)
*
|
2000-02-07 |
2001-08-28 |
Infineon Technologies Ag |
Planarization after metal chemical mechanical polishing in semiconductor wafer fabrication
|
KR100618802B1
(ko)
|
2000-03-13 |
2006-09-08 |
삼성전자주식회사 |
세리아 슬러리를 사용하는 반도체 소자의 평탄화 방법
|
JP3428556B2
(ja)
*
|
2000-03-15 |
2003-07-22 |
セイコーエプソン株式会社 |
マスクデータの生成方法、マスクおよびコンピュータ読み取り可能な記録媒体
|
JP3539337B2
(ja)
|
2000-03-17 |
2004-07-07 |
セイコーエプソン株式会社 |
半導体装置およびその製造方法ならびにマスクデータの生成方法、マスクおよびコンピュータ読み取り可能な記録媒体
|
JP2001284450A
(ja)
*
|
2000-04-03 |
2001-10-12 |
Mitsubishi Electric Corp |
半導体装置の製造方法及び半導体装置
|
US6342734B1
(en)
|
2000-04-27 |
2002-01-29 |
Lsi Logic Corporation |
Interconnect-integrated metal-insulator-metal capacitor and method of fabricating same
|
US6566186B1
(en)
|
2000-05-17 |
2003-05-20 |
Lsi Logic Corporation |
Capacitor with stoichiometrically adjusted dielectric and method of fabricating same
|
US6341056B1
(en)
|
2000-05-17 |
2002-01-22 |
Lsi Logic Corporation |
Capacitor with multiple-component dielectric and method of fabricating same
|
US6479385B1
(en)
|
2000-05-31 |
2002-11-12 |
Taiwan Semiconductor Manufacturing Company |
Interlevel dielectric composite layer for insulation of polysilicon and metal structures
|
US6555910B1
(en)
*
|
2000-08-29 |
2003-04-29 |
Agere Systems Inc. |
Use of small openings in large topography features to improve dielectric thickness control and a method of manufacture thereof
|
CN1190007C
(zh)
*
|
2000-10-23 |
2005-02-16 |
松下电器产业株式会社 |
弹性表面波滤波器
|
US6583047B2
(en)
*
|
2000-12-26 |
2003-06-24 |
Honeywell International, Inc. |
Method for eliminating reaction between photoresist and OSG
|
US6632742B2
(en)
*
|
2001-04-18 |
2003-10-14 |
Promos Technologies Inc. |
Method for avoiding defects produced in the CMP process
|
US20030143849A1
(en)
*
|
2001-01-16 |
2003-07-31 |
Promos Technologies Inc. |
Method for avoiding defects produced in the CMP process
|
US6514870B2
(en)
|
2001-01-26 |
2003-02-04 |
Applied Materials, Inc. |
In situ wafer heat for reduced backside contamination
|
US6447651B1
(en)
|
2001-03-07 |
2002-09-10 |
Applied Materials, Inc. |
High-permeability magnetic shield for improved process uniformity in nonmagnetized plasma process chambers
|
US6630407B2
(en)
|
2001-03-30 |
2003-10-07 |
Lam Research Corporation |
Plasma etching of organic antireflective coating
|
US6432822B1
(en)
*
|
2001-05-02 |
2002-08-13 |
Advanced Micro Devices, Inc. |
Method of improving electromigration resistance of capped Cu
|
US6596653B2
(en)
*
|
2001-05-11 |
2003-07-22 |
Applied Materials, Inc. |
Hydrogen assisted undoped silicon oxide deposition process for HDP-CVD
|
US6740601B2
(en)
*
|
2001-05-11 |
2004-05-25 |
Applied Materials Inc. |
HDP-CVD deposition process for filling high aspect ratio gaps
|
US7698012B2
(en)
*
|
2001-06-19 |
2010-04-13 |
Applied Materials, Inc. |
Dynamic metrology schemes and sampling schemes for advanced process control in semiconductor processing
|
US7201936B2
(en)
*
|
2001-06-19 |
2007-04-10 |
Applied Materials, Inc. |
Method of feedback control of sub-atmospheric chemical vapor deposition processes
|
US7160739B2
(en)
*
|
2001-06-19 |
2007-01-09 |
Applied Materials, Inc. |
Feedback control of a chemical mechanical polishing device providing manipulation of removal rate profiles
|
US6913938B2
(en)
*
|
2001-06-19 |
2005-07-05 |
Applied Materials, Inc. |
Feedback control of plasma-enhanced chemical vapor deposition processes
|
US6429128B1
(en)
*
|
2001-07-12 |
2002-08-06 |
Advanced Micro Devices, Inc. |
Method of forming nitride capped Cu lines with reduced electromigration along the Cu/nitride interface
|
DE10134099A1
(de)
*
|
2001-07-13 |
2002-10-17 |
Infineon Technologies Ag |
Bedeckung von Leiterbahnen einer integrierten Halbleiterschaltung durch zwei Deckschichten
|
US6984198B2
(en)
|
2001-08-14 |
2006-01-10 |
Applied Materials, Inc. |
Experiment management system, method and medium
|
US7067440B1
(en)
|
2001-08-24 |
2006-06-27 |
Novellus Systems, Inc. |
Gap fill for high aspect ratio structures
|
DE10141839A1
(de)
*
|
2001-08-27 |
2002-11-14 |
Infineon Technologies Ag |
Verfahren zur Herstellung einer selbstjustierenden Maske für eine Struktur mit einer grossen Fläche
|
DE10149916B4
(de)
*
|
2001-10-10 |
2007-01-25 |
Infineon Technologies Ag |
Verfahren zum Planarisieren von Prozessflächen in Halbleitereinrichtungen
|
US6794290B1
(en)
|
2001-12-03 |
2004-09-21 |
Novellus Systems, Inc. |
Method of chemical modification of structure topography
|
US7290407B1
(en)
*
|
2001-12-19 |
2007-11-06 |
Jesse Chienhua Shan |
Triangle-shaped planar optical waveguide having reduced scattering loss
|
DE10228771B4
(de)
*
|
2002-06-27 |
2008-02-14 |
Infineon Technologies Ag |
Verfahren zur Planarisierung mit definierbarer Planarisierungslänge in integrierten Halbleiterschaltungen und derartige integrierte Halbleiterschaltung
|
JP4021283B2
(ja)
*
|
2002-08-28 |
2007-12-12 |
富士通株式会社 |
半導体装置
|
CN102516417B
(zh)
|
2002-09-06 |
2014-12-10 |
天蓝制药公司 |
用于传递治疗剂的以环糊精为基础的聚合物
|
US7122485B1
(en)
|
2002-12-09 |
2006-10-17 |
Novellus Systems, Inc. |
Deposition profile modification through process chemistry
|
US6808748B2
(en)
*
|
2003-01-23 |
2004-10-26 |
Applied Materials, Inc. |
Hydrogen assisted HDP-CVD deposition process for aggressive gap-fill technology
|
US7001827B2
(en)
*
|
2003-04-15 |
2006-02-21 |
International Business Machines Corporation |
Semiconductor wafer front side protection
|
US6958112B2
(en)
*
|
2003-05-27 |
2005-10-25 |
Applied Materials, Inc. |
Methods and systems for high-aspect-ratio gapfill using atomic-oxygen generation
|
US7078312B1
(en)
|
2003-09-02 |
2006-07-18 |
Novellus Systems, Inc. |
Method for controlling etch process repeatability
|
US6903031B2
(en)
*
|
2003-09-03 |
2005-06-07 |
Applied Materials, Inc. |
In-situ-etch-assisted HDP deposition using SiF4 and hydrogen
|
US7476621B1
(en)
|
2003-12-10 |
2009-01-13 |
Novellus Systems, Inc. |
Halogen-free noble gas assisted H2 plasma etch process in deposition-etch-deposition gap fill
|
US7163896B1
(en)
|
2003-12-10 |
2007-01-16 |
Novellus Systems, Inc. |
Biased H2 etch process in deposition-etch-deposition gap fill
|
US7344996B1
(en)
|
2005-06-22 |
2008-03-18 |
Novellus Systems, Inc. |
Helium-based etch process in deposition-etch-deposition gap fill
|
JP2005176152A
(ja)
*
|
2003-12-15 |
2005-06-30 |
Alps Electric Co Ltd |
弾性表面波素子及びその製造方法
|
US20050260356A1
(en)
*
|
2004-05-18 |
2005-11-24 |
Applied Materials, Inc. |
Microcontamination abatement in semiconductor processing
|
US7229931B2
(en)
*
|
2004-06-16 |
2007-06-12 |
Applied Materials, Inc. |
Oxygen plasma treatment for enhanced HDP-CVD gapfill
|
US7183227B1
(en)
|
2004-07-01 |
2007-02-27 |
Applied Materials, Inc. |
Use of enhanced turbomolecular pump for gapfill deposition using high flows of low-mass fluent gas
|
US7087536B2
(en)
*
|
2004-09-01 |
2006-08-08 |
Applied Materials |
Silicon oxide gapfill deposition using liquid precursors
|
US7217658B1
(en)
|
2004-09-07 |
2007-05-15 |
Novellus Systems, Inc. |
Process modulation to prevent structure erosion during gap fill
|
US7176039B1
(en)
|
2004-09-21 |
2007-02-13 |
Novellus Systems, Inc. |
Dynamic modification of gap fill process characteristics
|
US7381451B1
(en)
|
2004-11-17 |
2008-06-03 |
Novellus Systems, Inc. |
Strain engineering—HDP thin film with tensile stress for FEOL and other applications
|
US7211525B1
(en)
|
2005-03-16 |
2007-05-01 |
Novellus Systems, Inc. |
Hydrogen treatment enhanced gap fill
|
JP4679277B2
(ja)
*
|
2005-07-11 |
2011-04-27 |
富士通セミコンダクター株式会社 |
半導体装置の製造方法
|
TWI338329B
(en)
*
|
2005-07-11 |
2011-03-01 |
Fujitsu Semiconductor Ltd |
Manufacture of semiconductor device with cmp
|
US20070123046A1
(en)
*
|
2005-10-31 |
2007-05-31 |
Applied Materials, Inc. |
Continuous in-line monitoring and qualification of polishing rates
|
KR100650264B1
(ko)
*
|
2005-12-28 |
2006-11-27 |
동부일렉트로닉스 주식회사 |
반도체소자의 금속절연막 형성방법
|
US7482245B1
(en)
|
2006-06-20 |
2009-01-27 |
Novellus Systems, Inc. |
Stress profile modulation in STI gap fill
|
JP2010516625A
(ja)
|
2007-01-24 |
2010-05-20 |
インサート セラピューティクス, インコーポレイテッド |
制御された薬物送達のためのテザー基を有するポリマー−薬物コンジュゲート
|
US7678715B2
(en)
*
|
2007-12-21 |
2010-03-16 |
Applied Materials, Inc. |
Low wet etch rate silicon nitride film
|
DE102007063271B4
(de)
*
|
2007-12-31 |
2009-11-26 |
Advanced Micro Devices, Inc., Sunnyvale |
Verfahren zur Herstellung eines dielektrischen Zwischenschichtmaterials mit unterschiedlichen Abtragsraten während eines CMP-Prozesses
|
US8133797B2
(en)
*
|
2008-05-16 |
2012-03-13 |
Novellus Systems, Inc. |
Protective layer to enable damage free gap fill
|
WO2013076890A1
(ja)
|
2011-11-21 |
2013-05-30 |
パナソニック株式会社 |
半導体装置及びその製造方法
|
CN103377911B
(zh)
*
|
2012-04-16 |
2016-09-21 |
中国科学院微电子研究所 |
提高化学机械平坦化工艺均匀性的方法
|
US20140094432A1
(en)
|
2012-10-02 |
2014-04-03 |
Cerulean Pharma Inc. |
Methods and systems for polymer precipitation and generation of particles
|
US9018108B2
(en)
|
2013-01-25 |
2015-04-28 |
Applied Materials, Inc. |
Low shrinkage dielectric films
|
US20150200111A1
(en)
*
|
2014-01-13 |
2015-07-16 |
Globalfoundries Inc. |
Planarization scheme for finfet gate height uniformity control
|
US9558930B2
(en)
*
|
2014-08-13 |
2017-01-31 |
International Business Machines Corporation |
Mixed lithography approach for e-beam and optical exposure using HSQ
|