DE69625473D1 - Taktsteuerungssystem- und verfahren - Google Patents

Taktsteuerungssystem- und verfahren

Info

Publication number
DE69625473D1
DE69625473D1 DE69625473T DE69625473T DE69625473D1 DE 69625473 D1 DE69625473 D1 DE 69625473D1 DE 69625473 T DE69625473 T DE 69625473T DE 69625473 T DE69625473 T DE 69625473T DE 69625473 D1 DE69625473 D1 DE 69625473D1
Authority
DE
Germany
Prior art keywords
control system
clock control
clock
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69625473T
Other languages
English (en)
Other versions
DE69625473T2 (de
Inventor
Gunnar Straahlin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telefonaktiebolaget LM Ericsson AB
Original Assignee
Telefonaktiebolaget LM Ericsson AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonaktiebolaget LM Ericsson AB filed Critical Telefonaktiebolaget LM Ericsson AB
Application granted granted Critical
Publication of DE69625473D1 publication Critical patent/DE69625473D1/de
Publication of DE69625473T2 publication Critical patent/DE69625473T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/1604Error detection or correction of the data by redundancy in hardware where the fault affects the clock signals of a processing unit and the redundancy is at or within the level of clock signal generation hardware
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08Clock generators with changeable or programmable clock frequency
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12Synchronisation of different clock signals provided by a plurality of clock generators
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/1695Error detection or correction of the data by redundancy in hardware which are operating with time diversity
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/20Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
DE69625473T 1995-03-29 1996-03-25 Taktsteuerungssystem- und verfahren Expired - Lifetime DE69625473T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/413,857 US5758132A (en) 1995-03-29 1995-03-29 Clock control system and method using circuitry operating at lower clock frequency for selecting and synchronizing the switching of higher frequency clock signals
PCT/SE1996/000371 WO1996030832A1 (en) 1995-03-29 1996-03-25 Clock control system and method

Publications (2)

Publication Number Publication Date
DE69625473D1 true DE69625473D1 (de) 2003-01-30
DE69625473T2 DE69625473T2 (de) 2003-10-02

Family

ID=23638957

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69625473T Expired - Lifetime DE69625473T2 (de) 1995-03-29 1996-03-25 Taktsteuerungssystem- und verfahren

Country Status (9)

Country Link
US (1) US5758132A (de)
EP (1) EP0817999B1 (de)
JP (1) JPH11502959A (de)
KR (1) KR100301720B1 (de)
CN (1) CN1090779C (de)
AU (1) AU5166496A (de)
CA (1) CA2216525A1 (de)
DE (1) DE69625473T2 (de)
WO (1) WO1996030832A1 (de)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE506739C2 (sv) * 1995-09-29 1998-02-09 Ericsson Telefon Ab L M Drift och underhåll av klockdistributionsnät med redundans
US5802355A (en) * 1996-12-10 1998-09-01 International Business Machines Corporation Multi-processor system using processors of different speeds
US6198820B1 (en) * 1996-12-18 2001-03-06 Kyocera Corporation Portable remote terminal apparatus
US5896524A (en) * 1997-02-06 1999-04-20 Digital Equipment Corporation Off-line clock synchronization for multiprocessor event traces
AU9798798A (en) 1997-10-10 1999-05-03 Rambus Incorporated Power control system for synchronous memory device
US6343352B1 (en) 1997-10-10 2002-01-29 Rambus Inc. Method and apparatus for two step memory write operations
US6401167B1 (en) * 1997-10-10 2002-06-04 Rambus Incorporated High performance cost optimized memory
US6965974B1 (en) * 1997-11-14 2005-11-15 Agere Systems Inc. Dynamic partitioning of memory banks among multiple agents
US6324652B1 (en) * 1999-01-15 2001-11-27 3Com Corporation Asynchronous switching circuit for multiple indeterminate bursting clocks
JP2000356455A (ja) * 1999-06-17 2000-12-26 Mitsubishi Electric Corp 半導体機器及び冷蔵庫
JP2001034496A (ja) * 1999-07-22 2001-02-09 Nec Corp 自己修復回路
JP2001069585A (ja) * 1999-08-31 2001-03-16 Fujitsu Ltd 二重化装置及びハイウェイインタフェース回路
JP3906015B2 (ja) * 2000-07-12 2007-04-18 株式会社東芝 クロック周波数切り替え機能を有するlsi、計算機システム及びクロック周波数切り替え方法
US6959396B2 (en) * 2001-11-09 2005-10-25 Silicon Integrated Systems Corp. Method and apparatus for reducing clock skew in an integrated circuit
US6600345B1 (en) * 2001-11-15 2003-07-29 Analog Devices, Inc. Glitch free clock select switch
JP2003158512A (ja) 2001-11-21 2003-05-30 Nec Corp デジタル信号処理方式及びデータ処理装置
US7548971B2 (en) 2002-08-12 2009-06-16 Hewlett-Packard Development Company, L.P. System and method for managing the operating frequency of blades in a bladed-system
US7185214B2 (en) * 2002-08-12 2007-02-27 Hewlett-Packard Development Company, L.P. System and method for load dependent frequency and performance modulation in bladed systems
US7076671B2 (en) * 2002-08-12 2006-07-11 Hewlett-Packard Development Company, L.P. Managing an operating frequency of processors in a multi-processor computer system
US7853819B2 (en) * 2004-10-25 2010-12-14 Robert Bosch Gmbh Method and device for clock changeover in a multi-processor system
JP2008518298A (ja) 2004-10-25 2008-05-29 ローベルト ボッシュ ゲゼルシャフト ミット ベシュレンクテル ハフツング 複数のコンポーネントを有する計算機システムで信号を生成するための方法および装置
CN100381968C (zh) * 2004-11-01 2008-04-16 联发科技股份有限公司 系统时钟脉冲切换装置以及切换其频率的方法
KR101249251B1 (ko) * 2006-01-04 2013-04-01 삼성전자주식회사 플래시 메모리 컨트롤러
JP4328334B2 (ja) * 2006-03-13 2009-09-09 パナソニック株式会社 半導体集積回路装置
CN101078944B (zh) * 2007-05-11 2010-05-26 东南大学 时钟切换电路
US8015428B2 (en) * 2007-06-12 2011-09-06 Renesas Electronics Corporation Processing device and clock control method
JP5244405B2 (ja) * 2008-01-22 2013-07-24 京セラドキュメントソリューションズ株式会社 画像形成装置
EP2247992B1 (de) * 2008-02-28 2012-04-25 Synopsys, Inc. Taktschaltungen und verfahren
JP5167410B2 (ja) * 2009-01-09 2013-03-21 株式会社日立製作所 複数のマイクロプロセッサを有するストレージシステム、及び、そのストレージシステムにおける処理分担方法
WO2012106929A1 (zh) 2011-07-26 2012-08-16 华为技术有限公司 计算机系统及其配置时钟的方法
US9218018B2 (en) * 2012-09-14 2015-12-22 Oracle International Corporation Method and apparatus for distributed generation of multiple configurable ratioed clock domains within a high speed domain
KR102299330B1 (ko) * 2014-11-26 2021-09-08 삼성전자주식회사 음성 인식 방법 및 그 전자 장치
US11895588B2 (en) 2020-08-05 2024-02-06 Analog Devices, Inc. Timing precision maintenance with reduced power during system sleep

Family Cites Families (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3539933A (en) * 1967-09-07 1970-11-10 Bell Telephone Labor Inc Switchover logic circuit
US3806887A (en) * 1973-01-02 1974-04-23 Fte Automatic Electric Labor I Access circuit for central processors of digital communication system
US4270168A (en) * 1978-08-31 1981-05-26 United Technologies Corporation Selective disablement in fail-operational, fail-safe multi-computer control system
US4254475A (en) * 1979-03-12 1981-03-03 Raytheon Company Microprocessor having dual frequency clock
US4254492A (en) * 1979-04-02 1981-03-03 Rockwell International Corporation Redundant clock system utilizing nonsynchronous oscillators
US4428044A (en) * 1979-09-20 1984-01-24 Bell Telephone Laboratories, Incorporated Peripheral unit controller
US4398155A (en) * 1981-06-15 1983-08-09 Motorola, Inc. Multiple clock switching circuit
US4677433A (en) * 1983-02-16 1987-06-30 Daisy Systems Corporation Two-speed clock scheme for co-processors
US4819164A (en) * 1983-12-12 1989-04-04 Texas Instruments Incorporated Variable frequency microprocessor clock generator
US4823256A (en) * 1984-06-22 1989-04-18 American Telephone And Telegraph Company, At&T Bell Laboratories Reconfigurable dual processor system
US4674036A (en) * 1984-11-23 1987-06-16 Gte Communication Systems Corporation Duplex controller synchronization circuit for processors which utilizes an address input
US4777270A (en) * 1985-01-25 1988-10-11 Pfizer Inc. Macrocyclic polyether carboxylic acids
DE3517662C2 (de) * 1985-05-15 1993-12-02 Siemens Ag Einrichtung zum bedarfsweisen Vermindern eines Verarbeitungstaktes
US5086387A (en) * 1986-01-17 1992-02-04 International Business Machines Corporation Multi-frequency clock generation with low state coincidence upon latching
IT1189150B (it) * 1986-06-10 1988-01-28 Honeywell Inf Systems Unita' di temporizzazione in tecnologia ttl
US4899351A (en) * 1988-07-18 1990-02-06 Western Digital Corporation Transient free clock switch logic
US5197126A (en) * 1988-09-15 1993-03-23 Silicon Graphics, Inc. Clock switching circuit for asynchronous clocks of graphics generation apparatus
US4987578A (en) * 1988-10-07 1991-01-22 Advanced Micro Devices, Inc. Mask programmable bus control gate array
JPH0797328B2 (ja) * 1988-10-25 1995-10-18 インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン フオールト・トレラント同期システム
US5115503A (en) * 1989-01-12 1992-05-19 Dell U.S.A. Corporation System for adapting its clock frequency to that of an associated bus only when it requires usage thereof
JPH0387909A (ja) * 1989-05-10 1991-04-12 Seiko Epson Corp 情報処理装置およびマイクロプロセッサ
US5249206A (en) * 1989-08-11 1993-09-28 International Business Machines Corporation Fault-tolerant clock for multicomputer complex
US5023487A (en) * 1989-09-29 1991-06-11 Texas Instruments Incorporated ECL/TTL-CMOS translator bus interface architecture
JPH0424860A (ja) * 1990-05-20 1992-01-28 Fujitsu Ltd 複数プロセッサの同期制御方式
EP0459035B1 (de) * 1990-06-01 1995-09-06 ALCATEL BELL Naamloze Vennootschap Verfahren zum Modifizieren eines fehlertoleranten Datenverarbeitungssystems
US5191581A (en) * 1990-12-07 1993-03-02 Digital Equipment Corporation Method and apparatus for providing high performance interconnection between interface circuits coupled to information buses
US5136180A (en) * 1991-02-12 1992-08-04 Vlsi Technology, Inc. Variable frequency clock for a computer system
US5155380A (en) * 1991-04-12 1992-10-13 Acer Incorporated Clock switching circuit and method for preventing glitch during switching
GB9109445D0 (en) * 1991-05-01 1991-06-26 Ncr Co A circuit for glitch-free switching of asynchronous clock sources
US5294842A (en) * 1991-09-23 1994-03-15 Digital Equipment Corp. Update synchronizer
US5329188A (en) * 1991-12-09 1994-07-12 Cray Research, Inc. Clock pulse measuring and deskewing system and process
US5274678A (en) * 1991-12-30 1993-12-28 Intel Corporation Clock switching apparatus and method for computer systems
JPH05259848A (ja) * 1992-03-11 1993-10-08 Nec Corp クロック発生装置
US5227672A (en) * 1992-03-31 1993-07-13 Astec International, Ltd. Digital clock selection and changeover apparatus
US5379415A (en) * 1992-09-29 1995-01-03 Zitel Corporation Fault tolerant memory system
EP0591593A1 (de) * 1992-10-09 1994-04-13 International Business Machines Corporation Verfahren und Anordnung zur Verwaltung von asynchronen Ereignissen in einem endlichen Automaten
JPH075949A (ja) * 1993-06-18 1995-01-10 Nec Corp 2重化クロック切替えの方法と装置
US5315181A (en) * 1993-07-07 1994-05-24 Maxtor Corporation Circuit for synchronous, glitch-free clock switching
US5467465A (en) * 1993-11-17 1995-11-14 Umax Data System Inc. Two clock method for synchronizing a plurality of identical processors connected in parallel
US5422915A (en) * 1993-12-23 1995-06-06 Unisys Corporation Fault tolerant clock distribution system
US5485602A (en) * 1993-12-27 1996-01-16 Motorola, Inc. Integrated circuit having a control signal for identifying coinciding active edges of two clock signals

Also Published As

Publication number Publication date
CN1090779C (zh) 2002-09-11
AU5166496A (en) 1996-10-16
JPH11502959A (ja) 1999-03-09
DE69625473T2 (de) 2003-10-02
WO1996030832A1 (en) 1996-10-03
CN1185847A (zh) 1998-06-24
CA2216525A1 (en) 1996-10-03
EP0817999B1 (de) 2002-12-18
KR19980703446A (ko) 1998-11-05
US5758132A (en) 1998-05-26
EP0817999A1 (de) 1998-01-14
KR100301720B1 (ko) 2001-10-27

Similar Documents

Publication Publication Date Title
DE69625473T2 (de) Taktsteuerungssystem- und verfahren
DE69602078T2 (de) Kommunikationssystem und verfahren dafür
DE69620637D1 (de) Ultraschallsystem und verfahren
DE69308293T2 (de) Globales prozesssteuerungsinformationssystem und verfahren
DE69526257D1 (de) Verfahren zum navigieren und system dafür
DE69534262D1 (de) Kommunikationsvermittungssystem und -verfahren
NO964063L (no) System og fremgangsmåte for komplettering av en brönn
FI950783A (fi) Tiedonsiirtomenetelmä ja -järjestelmä
DE69617372D1 (de) Datenaufzeichnungs-/-wiedergabeverfahren
DE69626060T2 (de) Kamerakontrollsystem und Kontrollmethode davon
DE69715083T2 (de) Druckersteuerungssystem und Verfahren
DE69621148T2 (de) Dreidimensionales zeichnungssystem und verfahren
DE69732274D1 (de) Flusssteuerungsprotokollsystem und verfahren
DE69525695D1 (de) Objektbasiertes Anzeigesystem und Verfahren
DE69331646D1 (de) Graphisches System und Verfahren
DE69638152D1 (de) PC-gestütztes offenes Zählsystem und dazugehöriges Verfahren
EE9900598A (et) Maksemeetod ja -süsteem
GB2303928B (en) Exposure method and exposure system
KR970003429A (ko) 소제 시스템과 그 방법
DE69635388D1 (de) Optischer Empfänger und entsprechendes Verfahren
FI952559A0 (fi) Menetelmä kulunohjaukseen ja kulunohjausjärjestelmMenetelmä kulunohjaukseen ja kulunohjausjärjestelmä ä
DK0811282T3 (da) Elektronisk transaktionssystem og -fremgangsmåde
DE69608758T2 (de) Folgesteuerungsverfahren und -gerät
KR970002628A (ko) 무정지화 시스템제어장치 및 이를 이용한 시스템제어방법
KR970002619A (ko) 유닉스용 프로그램 버젼 관리 시스템 및 방법

Legal Events

Date Code Title Description
8364 No opposition during term of opposition