DE69907955D1 - Globale und locale registersegmentierung in einem vliw prozessor - Google Patents

Globale und locale registersegmentierung in einem vliw prozessor

Info

Publication number
DE69907955D1
DE69907955D1 DE69907955T DE69907955T DE69907955D1 DE 69907955 D1 DE69907955 D1 DE 69907955D1 DE 69907955 T DE69907955 T DE 69907955T DE 69907955 T DE69907955 T DE 69907955T DE 69907955 D1 DE69907955 D1 DE 69907955D1
Authority
DE
Germany
Prior art keywords
global
local register
vliw processor
segmentation
register segmentation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69907955T
Other languages
English (en)
Other versions
DE69907955T2 (de
Inventor
Marc Tremblay
N Joy
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Microsystems Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Publication of DE69907955D1 publication Critical patent/DE69907955D1/de
Application granted granted Critical
Publication of DE69907955T2 publication Critical patent/DE69907955T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units
    • G06F9/3889—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute
    • G06F9/3891—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute organised in groups of units sharing resources, e.g. clusters
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3838—Dependency mechanisms, e.g. register scoreboarding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3853—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution of compound instructions
DE69907955T 1998-12-03 1999-12-03 Globale und locale registersegmentierung in einem vliw prozessor Expired - Fee Related DE69907955T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US204585 1988-06-09
US09/204,585 US7114056B2 (en) 1998-12-03 1998-12-03 Local and global register partitioning in a VLIW processor
PCT/US1999/028820 WO2000033178A1 (en) 1998-12-03 1999-12-03 Local and global register partitioning in a vliw processor

Publications (2)

Publication Number Publication Date
DE69907955D1 true DE69907955D1 (de) 2003-06-18
DE69907955T2 DE69907955T2 (de) 2004-05-19

Family

ID=22758540

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69907955T Expired - Fee Related DE69907955T2 (de) 1998-12-03 1999-12-03 Globale und locale registersegmentierung in einem vliw prozessor

Country Status (4)

Country Link
US (2) US7114056B2 (de)
EP (1) EP1137982B1 (de)
DE (1) DE69907955T2 (de)
WO (1) WO2000033178A1 (de)

Families Citing this family (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6718457B2 (en) * 1998-12-03 2004-04-06 Sun Microsystems, Inc. Multiple-thread processor for threaded software applications
US6631439B2 (en) 2000-03-08 2003-10-07 Sun Microsystems, Inc. VLIW computer processing architecture with on-chip dynamic RAM
WO2001067234A2 (en) * 2000-03-08 2001-09-13 Sun Microsystems, Inc. Vliw computer processing architecture having a scalable number of register files
US7080234B2 (en) 2000-03-08 2006-07-18 Sun Microsystems, Inc. VLIW computer processing architecture having the problem counter stored in a register file register
US6895494B1 (en) 2000-06-26 2005-05-17 Texas Instruments Incorporated Sub-pipelined and pipelined execution in a VLIW
DE10051284A1 (de) * 2000-10-16 2002-04-25 Systemonic Ag Datenpfadanordnung
WO2002048871A1 (en) 2000-12-11 2002-06-20 Koninklijke Philips Electronics N.V. Signal processing device and method for supplying a signal processing result to a plurality of registers
US6986025B2 (en) * 2001-06-11 2006-01-10 Broadcom Corporation Conditional execution per lane
US7127593B2 (en) * 2001-06-11 2006-10-24 Broadcom Corporation Conditional execution with multiple destination stores
US7861071B2 (en) * 2001-06-11 2010-12-28 Broadcom Corporation Conditional branch instruction capable of testing a plurality of indicators in a predicate register
US7228412B2 (en) * 2001-07-06 2007-06-05 Juniper Networks, Inc. Bufferless secure sockets layer architecture
US7853781B2 (en) * 2001-07-06 2010-12-14 Juniper Networks, Inc. Load balancing secure sockets layer accelerator
US6839808B2 (en) * 2001-07-06 2005-01-04 Juniper Networks, Inc. Processing cluster having multiple compute engines and shared tier one caches
US7908472B2 (en) * 2001-07-06 2011-03-15 Juniper Networks, Inc. Secure sockets layer cut through architecture
US7082464B2 (en) 2001-07-06 2006-07-25 Juniper Networks, Inc. Network management system
US7305492B2 (en) * 2001-07-06 2007-12-04 Juniper Networks, Inc. Content service aggregation system
US7149892B2 (en) * 2001-07-06 2006-12-12 Juniper Networks, Inc. Secure sockets layer proxy architecture
US7363353B2 (en) * 2001-07-06 2008-04-22 Juniper Networks, Inc. Content service aggregation device for a data center
US7068603B2 (en) * 2001-07-06 2006-06-27 Juniper Networks, Inc. Cross-bar switch
US7200662B2 (en) 2001-07-06 2007-04-03 Juniper Networks, Inc. Integrated rule network management system
US7100022B1 (en) * 2002-02-28 2006-08-29 Mindspeed Technologies, Inc. Area and power efficient VLIW processor with improved speed
US7120780B2 (en) * 2002-03-04 2006-10-10 International Business Machines Corporation Method of renaming registers in register file and microprocessor thereof
KR20040111532A (ko) * 2002-04-18 2004-12-31 코닌클리즈케 필립스 일렉트로닉스 엔.브이. 다중 이슈 프로세서
AU2003214554A1 (en) * 2002-04-18 2003-10-27 Koninklijke Philips Electronics N.V. Vliw processor with data spilling means
US8643659B1 (en) 2003-12-31 2014-02-04 3Dlabs Inc., Ltd. Shader with global and instruction caches
US20060288130A1 (en) * 2005-06-21 2006-12-21 Rajesh Madukkarumukumana Address window support for direct memory access translation
KR101087460B1 (ko) 2005-06-25 2011-11-25 인텔 코오퍼레이션 서비스 호출을 지원하는 장치, 시스템 및 방법
US8593465B2 (en) * 2007-06-13 2013-11-26 Advanced Micro Devices, Inc. Handling of extra contexts for shader constants
US8284664B1 (en) 2007-09-28 2012-10-09 Juniper Networks, Inc. Redirecting data units to service modules based on service tags and a redirection table
US10020037B2 (en) * 2007-12-10 2018-07-10 Intel Corporation Capacity register file
US20090168557A1 (en) * 2007-12-31 2009-07-02 Amit Agarwal Ultra wide voltage range register file circuit using programmable triple stacking
US20090198876A1 (en) * 2008-01-31 2009-08-06 Jimmy Kwok Lap Lai Programmable Command Sequencer
TWI401602B (zh) * 2009-07-06 2013-07-11 Nat Univ Tsing Hua 處理器之使用暫存器檔案的溢出方法
KR101738941B1 (ko) * 2010-03-23 2017-05-24 삼성전자주식회사 재구성 가능 어레이 및 재구성 가능 어레이의 제어 방법
US8904115B2 (en) * 2010-09-28 2014-12-02 Texas Instruments Incorporated Cache with multiple access pipelines
KR101801920B1 (ko) 2010-12-17 2017-12-28 삼성전자주식회사 동적 클러스터링이 가능한 레지스터 파일 및 동적 클러스터링이 가능한 레지스터 파일을 이용한 재구성 가능 컴퓨팅 장치
US8336017B2 (en) * 2011-01-19 2012-12-18 Algotochip Corporation Architecture optimizer
US9258234B1 (en) 2012-12-28 2016-02-09 Juniper Networks, Inc. Dynamically adjusting liveliness detection intervals for periodic network communications
US8953460B1 (en) 2012-12-31 2015-02-10 Juniper Networks, Inc. Network liveliness detection using session-external communications
US8904073B2 (en) 2013-03-14 2014-12-02 Apple Inc. Coherence processing with error checking
KR101998278B1 (ko) * 2013-04-22 2019-10-01 삼성전자주식회사 회전 레지스터 사이즈의 동적 설정을 위한 스케줄링 장치 및 방법
US10146828B2 (en) * 2014-07-23 2018-12-04 Battelle Memorial Institute System and method of storing and analyzing information
US9769017B1 (en) 2014-09-26 2017-09-19 Juniper Networks, Inc. Impending control plane disruption indication using forwarding plane liveliness detection protocols
US10374936B2 (en) 2015-12-30 2019-08-06 Juniper Networks, Inc. Reducing false alarms when using network keep-alive messages
US10397085B1 (en) 2016-06-30 2019-08-27 Juniper Networks, Inc. Offloading heartbeat responses message processing to a kernel of a network device
US10691430B2 (en) * 2018-08-27 2020-06-23 Intel Corporation Latency scheduling mehanism
US11750441B1 (en) 2018-09-07 2023-09-05 Juniper Networks, Inc. Propagating node failure errors to TCP sockets

Family Cites Families (104)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3391615A (en) 1965-05-11 1968-07-09 Albemarle Paper Co Process and apparatus for the manufacture of a multi-ply bag
US3833904A (en) 1973-02-05 1974-09-03 Hughes Aircraft Co Airborne switched array radar system
US4155119A (en) 1977-09-21 1979-05-15 Sperry Rand Corporation Method for providing virtual addressing for externally specified addressed input/output operations
US4228497A (en) 1977-11-17 1980-10-14 Burroughs Corporation Template micromemory structure for a pipelined microprogrammable data processing system
US4280177A (en) 1979-06-29 1981-07-21 International Business Machines Corporation Implicit address structure and method for accessing an associative memory device
US4502111A (en) 1981-05-29 1985-02-26 Harris Corporation Token generator
US4777588A (en) 1985-08-30 1988-10-11 Advanced Micro Devices, Inc. General-purpose register file optimized for intraprocedural register allocation, procedure calls, and multitasking performance
JPS63156236A (ja) 1986-12-19 1988-06-29 Toshiba Corp レジスタ装置
DE3726192A1 (de) * 1987-08-06 1989-02-16 Otto Mueller Stacksteuerung
US4980819A (en) 1988-12-19 1990-12-25 Bull Hn Information Systems Inc. Mechanism for automatically updating multiple unit register file memories in successive cycles for a pipelined processing system
US5113515A (en) 1989-02-03 1992-05-12 Digital Equipment Corporation Virtual instruction cache system using length responsive decoded instruction shifting and merging with prefetch buffer outputs to fill instruction buffer
US5155824A (en) 1989-05-15 1992-10-13 Motorola, Inc. System for transferring selected data words between main memory and cache with multiple data words and multiple dirty bits for each address
JP2655191B2 (ja) * 1989-07-05 1997-09-17 三菱電機株式会社 演算処理装置
US5179681A (en) * 1989-11-16 1993-01-12 Sun Microsystems, Inc. Method and apparatus for current window cache with switchable address and out cache registers
US5307477A (en) 1989-12-01 1994-04-26 Mips Computer Systems, Inc. Two-level cache memory system
US5179702A (en) * 1989-12-29 1993-01-12 Supercomputer Systems Limited Partnership System and method for controlling a highly parallel multiprocessor using an anarchy based scheduler for parallel execution thread scheduling
US5197130A (en) 1989-12-29 1993-03-23 Supercomputer Systems Limited Partnership Cluster architecture for a highly parallel scalar/vector multiprocessor system
US5187791A (en) * 1990-01-26 1993-02-16 Apple Computer, Inc. Microprocessor with improved interrupt response with data saving dependent upon processor status using status flag
US5222240A (en) 1990-02-14 1993-06-22 Intel Corporation Method and apparatus for delaying writing back the results of instructions to a processor
US5185872A (en) * 1990-02-28 1993-02-09 Intel Corporation System for executing different cycle instructions by selectively bypassing scoreboard register and canceling the execution of conditionally issued instruction if needed resources are busy
US5448746A (en) 1990-05-04 1995-09-05 International Business Machines Corporation System for comounding instructions in a byte stream prior to fetching and identifying the instructions for execution
DE4129614C2 (de) 1990-09-07 2002-03-21 Hitachi Ltd System und Verfahren zur Datenverarbeitung
JPH04156613A (ja) 1990-10-20 1992-05-29 Fujitsu Ltd 命令バッファ装置
EP0483967A3 (en) 1990-10-29 1993-07-21 Sun Microsystems, Inc. Apparatus for increasing the number of registers available in a computer processor
US5301340A (en) 1990-10-31 1994-04-05 International Business Machines Corporation IC chips including ALUs and identical register files whereby a number of ALUs directly and concurrently write results to every register file per cycle
US5111431A (en) 1990-11-02 1992-05-05 Analog Devices, Inc. Register forwarding multi-port register file
US5268995A (en) 1990-11-21 1993-12-07 Motorola, Inc. Method for executing graphics Z-compare and pixel merge instructions in a data processor
JP2911278B2 (ja) 1990-11-30 1999-06-23 松下電器産業株式会社 プロセッサ
JP2693651B2 (ja) 1991-04-30 1997-12-24 株式会社東芝 並列プロセッサー
US5355335A (en) 1991-06-25 1994-10-11 Fujitsu Limited Semiconductor memory device having a plurality of writing and reading ports for decreasing hardware amount
JP3169639B2 (ja) 1991-06-27 2001-05-28 日本電気株式会社 半導体記憶装置
GB2263985B (en) 1992-02-06 1995-06-14 Intel Corp Two stage window multiplexors for deriving variable length instructions from a stream of instructions
JPH05233281A (ja) 1992-02-21 1993-09-10 Toshiba Corp 電子計算機
JPH06103068A (ja) 1992-09-18 1994-04-15 Toyota Motor Corp データ処理装置
US5367651A (en) * 1992-11-30 1994-11-22 Intel Corporation Integrated register allocation, instruction scheduling, instruction reduction and loop unrolling
US5440714A (en) * 1992-12-14 1995-08-08 Industrial Technology Research Institute Method and system configuration for simplifying the decoding system for access to an register file with overlapping windows
WO1994027216A1 (en) 1993-05-14 1994-11-24 Massachusetts Institute Of Technology Multiprocessor coupling system with integrated compile and run time scheduling for parallelism
US5463748A (en) 1993-06-30 1995-10-31 Intel Corporation Instruction buffer for aligning instruction sets using boundary detection
EP0779577B1 (de) 1993-10-18 2002-05-22 VIA-Cyrix, Inc. Mikroprozessorpipelinesteuerung und Registerübersetzung
US5574928A (en) 1993-10-29 1996-11-12 Advanced Micro Devices, Inc. Mixed integer/floating point processor core for a superscalar microprocessor with a plurality of operand buses for transferring operand segments
EP0653706A2 (de) 1993-11-17 1995-05-17 International Business Machines Corporation Fehlerbehandlung und Korrektur in einem Rechnersystem
US5542059A (en) 1994-01-11 1996-07-30 Exponential Technology, Inc. Dual instruction set processor having a pipeline with a pipestage functional unit that is relocatable in time and sequence order
JP3676411B2 (ja) 1994-01-21 2005-07-27 サン・マイクロシステムズ・インコーポレイテッド レジスタファイル装置及びレジスタファイルアクセス方法
US5524263A (en) 1994-02-25 1996-06-04 Intel Corporation Method and apparatus for partial and full stall handling in allocation
US5577200A (en) 1994-02-28 1996-11-19 Intel Corporation Method and apparatus for loading and storing misaligned data on an out-of-order execution computer system
EP0676691A3 (de) 1994-04-06 1996-12-11 Hewlett Packard Co Vorrichtung zur Registersicherstellung und Umspeicherung in einem digitalen Rechner.
JP3547482B2 (ja) 1994-04-15 2004-07-28 株式会社日立製作所 情報処理装置
US5655132A (en) * 1994-08-08 1997-08-05 Rockwell International Corporation Register file with multi-tasking support
US5732250A (en) * 1994-09-15 1998-03-24 Intel Corporation Multi-function microprocessor wait state mechanism using external control line
US5592679A (en) * 1994-11-14 1997-01-07 Sun Microsystems, Inc. Apparatus and method for distributed control in a processor architecture
US5761475A (en) 1994-12-15 1998-06-02 Sun Microsystems, Inc. Computer processor having a register file with reduced read and/or write port bandwidth
US5640526A (en) 1994-12-21 1997-06-17 International Business Machines Corporation Superscaler instruction pipeline having boundary indentification logic for variable length instructions
TW448403B (en) 1995-03-03 2001-08-01 Matsushita Electric Ind Co Ltd Pipeline data processing device and method for executing multiple data processing data dependent relationship
JP3400458B2 (ja) 1995-03-06 2003-04-28 株式会社 日立製作所 情報処理装置
US5669001A (en) 1995-03-23 1997-09-16 International Business Machines Corporation Object code compatible representation of very long instruction word programs
US5822341A (en) 1995-04-06 1998-10-13 Advanced Hardware Architectures, Inc. Multiport RAM for use within a viterbi decoder
US6112019A (en) 1995-06-12 2000-08-29 Georgia Tech Research Corp. Distributed instruction queue
JP2931890B2 (ja) 1995-07-12 1999-08-09 三菱電機株式会社 データ処理装置
CN103064650B (zh) 1995-08-31 2016-02-24 英特尔公司 控制移位分组数据的位校正的装置
US5642325A (en) 1995-09-27 1997-06-24 Philips Electronics North America Corporation Register file read/write cell
US5664154A (en) 1995-10-02 1997-09-02 Chromatic Research, Inc. M/A for optimizing retry time upon cache-miss by selecting a delay time according to whether the addressed location's dirty bit indicates a write-back
US6167503A (en) 1995-10-06 2000-12-26 Compaq Computer Corporation Register and instruction controller for superscalar processor
US5689674A (en) 1995-10-31 1997-11-18 Intel Corporation Method and apparatus for binding instructions to dispatch ports of a reservation station
US5713039A (en) 1995-12-05 1998-01-27 Advanced Micro Devices, Inc. Register file having multiple register storages for storing data from multiple data streams
US5983340A (en) 1995-12-07 1999-11-09 Conexant Systems, Inc. Microprocessor system with flexible instruction controlled by prior instruction
US5764943A (en) 1995-12-28 1998-06-09 Intel Corporation Data path circuitry for processor having multiple instruction pipelines
EP0976029A2 (de) 1996-01-24 2000-02-02 Sun Microsystems, Inc. Prozessor zur ausführung von befehlssätze die entweder über einem netzwerk, oder von einem lokalen speicher empfangen sind
JP3623840B2 (ja) * 1996-01-31 2005-02-23 株式会社ルネサステクノロジ データ処理装置及びマイクロプロセッサ
JP3658072B2 (ja) 1996-02-07 2005-06-08 株式会社ルネサステクノロジ データ処理装置およびデータ処理方法
US5596735A (en) * 1996-02-23 1997-01-21 Cyrix Corporation Circuit and method for addressing segment descriptor tables
US5828623A (en) 1996-02-23 1998-10-27 Integrated Device Technology, Inc. Parallel write logic for multi-port memory arrays
GB9604496D0 (en) * 1996-03-01 1996-05-01 Xilinx Inc Embedded memory for field programmable gate array
US5790826A (en) 1996-03-19 1998-08-04 S3 Incorporated Reduced register-dependency checking for paired-instruction dispatch in a superscalar processor with partial register writes
US5657291A (en) 1996-04-30 1997-08-12 Sun Microsystems, Inc. Multiport register file memory cell configuration for read operation
US5860113A (en) 1996-06-03 1999-01-12 Opti Inc. System for using a dirty bit with a cache memory
US5778248A (en) 1996-06-17 1998-07-07 Sun Microsystems, Inc. Fast microprocessor stage bypass logic enable
US5742557A (en) 1996-06-20 1998-04-21 Northern Telecom Limited Multi-port random access memory
US5778243A (en) 1996-07-03 1998-07-07 International Business Machines Corporation Multi-threaded cell for a memory
US5724422A (en) 1996-08-05 1998-03-03 Industrial Technology Research Institute Encrypting and decrypting instruction boundaries of instructions in a superscalar data processing system
WO1998006042A1 (en) 1996-08-07 1998-02-12 Sun Microsystems, Inc. Wide instruction unpack method and apparatus
US5996066A (en) 1996-10-10 1999-11-30 Sun Microsystems, Inc. Partitioned multiply and add/subtract instruction for CPU with integrated graphics functions
US5911149A (en) * 1996-11-01 1999-06-08 Nec Electronics Inc. Apparatus and method for implementing a programmable shared memory with dual bus architecture
KR100228339B1 (ko) 1996-11-21 1999-11-01 김영환 읽기 포트와 쓰기 포트를 공유하는 다중포트 액세스 메모리
US5890000A (en) * 1996-12-04 1999-03-30 International Business Machines Corporation Cooperation of global and local register allocators for better handling of procedures
US5872963A (en) 1997-02-18 1999-02-16 Silicon Graphics, Inc. Resumption of preempted non-privileged threads with no kernel intervention
US5974538A (en) 1997-02-21 1999-10-26 Wilmot, Ii; Richard Byron Method and apparatus for annotating operands in a computer system with source instruction identifiers
US5946262A (en) 1997-03-07 1999-08-31 Mitsubishi Semiconductor America, Inc. RAM having multiple ports sharing common memory locations
US6463527B1 (en) * 1997-03-21 2002-10-08 Uzi Y. Vishkin Spawn-join instruction set architecture for providing explicit multithreading
US5835793A (en) 1997-05-02 1998-11-10 Texas Instruments Incorporated Device and method for extracting a bit field from a stream of data
JPH117773A (ja) 1997-06-18 1999-01-12 Sony Corp 半導体記憶装置
JP3817743B2 (ja) 1997-07-03 2006-09-06 セイコーエプソン株式会社 半導体集積回路装置、半導体装置及びそれを含む電子機器
JPH1131137A (ja) * 1997-07-11 1999-02-02 Nec Corp レジスタファイル
US6085289A (en) 1997-07-18 2000-07-04 International Business Machines Corporation Method and system for load data formatting and improved method for cache line organization
US6055606A (en) 1997-09-05 2000-04-25 Sandcraft, Inc. Writeback cache cell with a dual ported dirty bit cell and method for operating such a cache cell
US6076159A (en) * 1997-09-12 2000-06-13 Siemens Aktiengesellschaft Execution of a loop instructing in a loop pipeline after detection of a first occurrence of the loop instruction in an integer pipeline
US6055620A (en) 1997-09-18 2000-04-25 Lg Semicon Co., Ltd. Apparatus and method for system control using a self-timed asynchronous control structure
US6212544B1 (en) 1997-10-23 2001-04-03 International Business Machines Corporation Altering thread priorities in a multithreaded processor
KR100289386B1 (ko) 1997-12-27 2001-06-01 김영환 멀티 포트 에스램
US6009510A (en) 1998-02-06 1999-12-28 Ip First Llc Method and apparatus for improved aligned/misaligned data load from cache
US5881260A (en) 1998-02-09 1999-03-09 Hewlett-Packard Company Method and apparatus for sequencing and decoding variable length instructions with an instruction boundary marker within each instruction
US6092175A (en) 1998-04-02 2000-07-18 University Of Washington Shared register storage mechanisms for multithreaded computer systems with out-of-order execution
US6317820B1 (en) 1998-06-05 2001-11-13 Texas Instruments Incorporated Dual-mode VLIW architecture providing a software-controlled varying mix of instruction-level and task-level parallelism
US6192384B1 (en) * 1998-09-14 2001-02-20 The Board Of Trustees Of The Leland Stanford Junior University System and method for performing compound vector operations
US6144609A (en) 1999-07-26 2000-11-07 International Business Machines Corporation Multiport memory cell having a reduced number of write wordlines

Also Published As

Publication number Publication date
WO2000033178A1 (en) 2000-06-08
EP1137982B1 (de) 2003-05-14
US20070016758A1 (en) 2007-01-18
US20010042190A1 (en) 2001-11-15
EP1137982A1 (de) 2001-10-04
DE69907955T2 (de) 2004-05-19
US7437534B2 (en) 2008-10-14
US7114056B2 (en) 2006-09-26

Similar Documents

Publication Publication Date Title
DE69907955D1 (de) Globale und locale registersegmentierung in einem vliw prozessor
DE69829019D1 (de) Konfigurierbare Datenverarbeitungspipeline
DE69835637D1 (de) Mehrweg-Datenverarbeitungspipeline
DE69819347D1 (de) Bootstrap prozessorauswahl in einem multiprozessorsystem
DE69909101D1 (de) Unidirektionaler graphischer mehrkomponentengegenstand
DE69941529D1 (de) Tragbares Informationsverarbeitungssystem
DE69927075D1 (de) Rekonfigurierbarer Koprozessor mit mehreren Multiplizier-Akkumulier-Einheiten
DE69735045D1 (de) Verteilte Parallelverarbeitung und Operationsprozessoren
DE69915421D1 (de) Informationsverarbeitungsgerät und Peripheriegerät
DE69727773D1 (de) Verbesserte Verzweigungsvorhersage in einem Pipelinemikroprozessor
DE69701615D1 (de) Rohrbearbeitungsvorrichtung
DE69734303D1 (de) Pipeline-Befehlszuteilungseinheit in einem superskalaren Prozessor
DE69902162D1 (de) Tragbares rechnergerät und darauf abgestimmte verfahren
DE69933853D1 (de) Informationsverarbeitungsgerät
DE59905437D1 (de) Toner und/oder Toner-Mischungen
DE69927571D1 (de) Datenprozessor und Datenverarbeitungsverfahren
DE69802290T2 (de) Gemeinsame unterbrechungsverarbeitung in einem datenverarbeitungssystem
DE69810098D1 (de) Leseoperationen in einem multiprozessorrechnersystem
DE69902070T2 (de) Unterbrechungsverarbeitung
DE19982342T1 (de) Integrierte Softwareentwicklungs- und Fehlerbeseitigungsumgebung
GB2361562B (en) Arithmetic flags register use in a multiple instruction processor
DE69728507D1 (de) Nichtintrusive Kodehaltepunkte in einem Prozessorbefehlsausführungspipeline
ID27056A (id) Unit pengolah limbah
DE29710593U1 (de) Trennvorrichtung für Brauch- und Schmutzwasser
FR2775090B1 (fr) Objet portatif de type carte a microcircuit comprenant des moyens de supervision des commandes qui lui sont appliquees

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee