EP0602836A1 - Self-aligned vertical antifuse - Google Patents
Self-aligned vertical antifuse Download PDFInfo
- Publication number
- EP0602836A1 EP0602836A1 EP93309633A EP93309633A EP0602836A1 EP 0602836 A1 EP0602836 A1 EP 0602836A1 EP 93309633 A EP93309633 A EP 93309633A EP 93309633 A EP93309633 A EP 93309633A EP 0602836 A1 EP0602836 A1 EP 0602836A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- layer
- amorphous silicon
- integrated circuit
- metal
- antifuse
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
- H01L23/5252—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising anti-fuses, i.e. connections having their state changed from non-conductive to conductive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- This invention relates generally to integrated circuits having antifuses and particularly to such integrated circuits having self aligned vertical antifuses.
- the programming may change a device from a low resistance state to a high resistance state or it may change a device from a high resistance state to a low resistance state.
- the former device is the well known fuse, and the latter device is now termed an antifuse.
- a typical antifuse, in the unprogrammed state has a non-conducting region of, for example, amorphous silicon between two conducting regions.
- the amorphous silicon has a very high resistance and there is minimal conduction between the two conducting regions.
- a programming voltage When a sufficiently high voltage, termed a programming voltage, is applied between the two conducting regions, the amorphous silicon changes to a low resistance state.
- the conducting regions may be aluminum and there may be a barrier layer of, for example, TiN, between either or both of the aluminum regions and the amorphous silicon. There may also be a metal layer of, for example, Ti between the TiN and the amorphous silicon.
- the programming voltage creates a conducting path through the amorphous silicon. The programming voltage is proportioned to the thickness of the amorphous silicon since breakdown occurs at a specific electric field. The thickness of the amorphous silicon layer must be carefully controlled so that programming is accurately performed.
- One configuration is the vertical antifuse is frequently preferred because it establishes an electrically conducting path through a via or window. See, for example, U.S. Patent 5,100,827 , issued on March 31, 1992 to Steven A. Lytle , for a description of a vertical antifuse.
- the vertical antifuse is frequently preferred because it requires less area than does a horizontal antifuse.
- One configuration of the vertical antifuse has an aluminum interconnect covered by a dielectric layer. This dielectric layer is patterned to form vias which expose portions of the interconnect, and then layers of barrier material, amorphous silicon and aluminum are deposited. This configuration works well for many uses, but consideration of its structure shows that a via must be etched for each aluminum interconnect.
- An integrated circuit has a plurality of antifuses which can be used to electrically contact either or both of a pair of interconnects.
- the circuit has a plurality of interconnect pairs, each of which has a conducting surface, a layer of amorphous silicon, a barrier layer, a patterned dielectric layer which has at least one window that exposes portions of the uppermost of the amorphous silicon and barrier layers, and a layer of aluminum. Portions of the silicon and barrier layers, and aluminum are in the window.
- the silicon and barrier layers cover the substrate surface between the pair of interconnects.
- Application of a suitable programming voltage creates an electrically conducting path to either or both of the interconnects.
- the aluminum runners have a cladding layer of, for example, tungsten which increases the area available for the contact.
- FIG. 1 depicts substrate 1, a pair of interconnects 3, patterned dielectric layer 5, amorphous silicon layer 7, barrier layer 9, and metal 11.
- the interconnects comprise, for example, aluminum conductor 31, spacers 33, and conducting top layer 35.
- the barrier layer 9 is, for example, TiN.
- the metal 11 is, for example, aluminum.
- the substrate 1 is typically a dielectric.
- the spacers may comprise an insulating material which prevents a reaction between the amorphous silicon and the conducting portion of the interconnect.
- the silicon and barrier layers cover the substrate between the interconnect pair.
- the structure will be readily fabricated by those skilled in the art.
- the dielectric 5 will be readily fabricated as will the transistors and other devices (not shown for reasons of clarity) in the integrated circuit.
- the metal for the conductor 31 is deposited and patterned.
- the material for the spacers is deposited and etched back leaving the spacers 33.
- Amorphous silicon and barrier material are deposited to form layers 7 and 9. These materials are typically blanket deposited and then patterned to cover the area between the interconnects and a substantial portion of the tops of the interconnects.
- a dielectric layer is then deposited and patterned to form windows which expose selected portions of the uppermost of the patterned barrier layer and amorphous silicon. The amorphous silicon is not deposited into the window, and there is good control of layer thickness.
- a conducting material, such as aluminum, is then deposited and patterned to fill portions of the window.
- the antifuse may be programmed separately to establish electrical connection to either one or to both of the runners of the pair although only one via or window has to be opened in the dielectric 5.
- the structure described saves a considerable amount of substrate area, there are two possible areas where care is needed during processing.
- the electrical connection is formed through the top of the conducting layer of the interconnects and is relatively small. Misalignment during patterning may create an undesirably small area.
- the small area may change either or both the programming voltage and ON state resistance from the nominal values.
- Second, an overetch during sidewall formation may create sidewalls that are too small and lead to undesired reactions between the aluminum and the amorphous silicon.
- FIG. 2 Another embodiment is depicted in sectional view in FIG. 2. It is similar to the previous embodiment except that the runner has been encapsulated with a metal cladding layer 21.
- a suitable metal is tungsten which can be deposited on aluminum by selective chemical vapor deposition. The tungsten acts as a barrier layer and simultaneously increases the contact area. Dielectric sidewalls are not needed in this embodiment.
- FIG. 3 This embodiment patterns a dielectric layer to expose portions of the runners and then deposits and patterns the amorphous silicon and the metal layers. The dielectric layer 5 is then deposited and patterned to form windows, etc. Because the amorphous silicon/metal terminates on a dielectric, the structure may be subject to an overetch of the amorphous silicon/barrier stack to remove metal stringers 37.
- FIG. 4 is a top view of a cell, according to this invention, having 4 bits.
- the cell is not drawn to the scale of FIG. 1. Depicted are metal 1 runners 3, metal 2 runners 23, vias 135 and two antifuses 137.
- the antifuses are used to selectively connect metal 1 and metal 2 runners.
- the prior art required one antifuse at each intersection of metal 1 and metal 2 runners.
- the configuration of this invention requires half as many antifuses, thereby saving significant substrate area.
- the antifuses may be used to selectively connect interconnects on any two adjacent metal levels.
- There may also be a metal layer in addition to the barrier layer.
Abstract
An integrated circuit has a plurality of programmable antifuses. Each antifuse can be programmed to connect metals runners on one level with either or both of a pair of runners on a second level.
Description
- This invention relates generally to integrated circuits having antifuses and particularly to such integrated circuits having self aligned vertical antifuses.
- There are many integrated circuits manufactured with programmable devices or features; that is, the user may alter the electrical characteristics of the integrated circuit to satisfy the user's needs. The features may be such that they may be altered many times; that is, they may be programmable, or they may be alterable only a single time. Programmable devices offer more versatility, but typically lose their programming information if the applied voltage is removed. Single time programmable devices retain information when the applied voltage is removed but are typically programmed in a destructive manner. They thus retain the programmed information, but, if programmed with the incorrect information, may become useless.
- The programming may change a device from a low resistance state to a high resistance state or it may change a device from a high resistance state to a low resistance state. The former device is the well known fuse, and the latter device is now termed an antifuse. A typical antifuse, in the unprogrammed state, has a non-conducting region of, for example, amorphous silicon between two conducting regions. The amorphous silicon has a very high resistance and there is minimal conduction between the two conducting regions. When a sufficiently high voltage, termed a programming voltage, is applied between the two conducting regions, the amorphous silicon changes to a low resistance state. The conducting regions may be aluminum and there may be a barrier layer of, for example, TiN, between either or both of the aluminum regions and the amorphous silicon. There may also be a metal layer of, for example, Ti between the TiN and the amorphous silicon. The programming voltage creates a conducting path through the amorphous silicon. The programming voltage is proportioned to the thickness of the amorphous silicon since breakdown occurs at a specific electric field. The thickness of the amorphous silicon layer must be carefully controlled so that programming is accurately performed.
- Many configurations are possible for the antifuse. One configuration is the vertical antifuse is frequently preferred because it establishes an electrically conducting path through a via or window. See, for example, U.S. Patent 5,100,827, issued on March 31, 1992 to Steven A. Lytle, for a description of a vertical antifuse. The vertical antifuse is frequently preferred because it requires less area than does a horizontal antifuse. One configuration of the vertical antifuse has an aluminum interconnect covered by a dielectric layer. This dielectric layer is patterned to form vias which expose portions of the interconnect, and then layers of barrier material, amorphous silicon and aluminum are deposited. This configuration works well for many uses, but consideration of its structure shows that a via must be etched for each aluminum interconnect.
- It would be desirable to effectively decrease the surface area needed by the circuit by reducing the numbers of vias that must be used per interconnect
- An integrated circuit has a plurality of antifuses which can be used to electrically contact either or both of a pair of interconnects. The circuit has a plurality of interconnect pairs, each of which has a conducting surface, a layer of amorphous silicon, a barrier layer, a patterned dielectric layer which has at least one window that exposes portions of the uppermost of the amorphous silicon and barrier layers, and a layer of aluminum. Portions of the silicon and barrier layers, and aluminum are in the window. The silicon and barrier layers cover the substrate surface between the pair of interconnects. Application of a suitable programming voltage creates an electrically conducting path to either or both of the interconnects. In a preferred embodiment, the aluminum runners have a cladding layer of, for example, tungsten which increases the area available for the contact.
-
- FIGs. 1-3 are sectional views of a self-aligned vertical antifuse according to this invention; and
- FIG. 4 is a top view of antifuses according to this invention.
- For reasons of clarity, the elements depicted are not drawn to scale. Identical numerals in different figures represent identical elements.
- The invention will be described by reference to a particular embodiment and another embodiment will be briefly described. FIG. 1 depicts substrate 1, a pair of
interconnects 3, patterneddielectric layer 5,amorphous silicon layer 7,barrier layer 9, andmetal 11. The interconnects comprise, for example,aluminum conductor 31,spacers 33, and conductingtop layer 35. Thebarrier layer 9 is, for example, TiN. Themetal 11 is, for example, aluminum. The substrate 1 is typically a dielectric. The spacers may comprise an insulating material which prevents a reaction between the amorphous silicon and the conducting portion of the interconnect. The silicon and barrier layers cover the substrate between the interconnect pair. - The structure will be readily fabricated by those skilled in the art. The dielectric 5 will be readily fabricated as will the transistors and other devices (not shown for reasons of clarity) in the integrated circuit. In particular, the metal for the
conductor 31 is deposited and patterned. The material for the spacers is deposited and etched back leaving thespacers 33. Amorphous silicon and barrier material are deposited to formlayers - Programming is performed by applying a voltage between
metal 11 and either or both of the interconnect pair, but probably not simultaneously. The other contacts to the interconnect pairs are not shown. Appropriate polarities will be readily selected as will suitable programming voltages. As will now be appreciated, the antifuse may be programmed separately to establish electrical connection to either one or to both of the runners of the pair although only one via or window has to be opened in the dielectric 5. - Although, as will be discussed later, the structure described saves a considerable amount of substrate area, there are two possible areas where care is needed during processing. First, the amorphous silicon and the barrier layer have to be patterned carefully. The electrical connection is formed through the top of the conducting layer of the interconnects and is relatively small. Misalignment during patterning may create an undesirably small area. The small area may change either or both the programming voltage and ON state resistance from the nominal values. Second, an overetch during sidewall formation may create sidewalls that are too small and lead to undesired reactions between the aluminum and the amorphous silicon.
- Another embodiment is depicted in sectional view in FIG. 2. It is similar to the previous embodiment except that the runner has been encapsulated with a
metal cladding layer 21. A suitable metal is tungsten which can be deposited on aluminum by selective chemical vapor deposition. The tungsten acts as a barrier layer and simultaneously increases the contact area. Dielectric sidewalls are not needed in this embodiment. Yet another embodiment is depicted in FIG. 3. This embodiment patterns a dielectric layer to expose portions of the runners and then deposits and patterns the amorphous silicon and the metal layers. Thedielectric layer 5 is then deposited and patterned to form windows, etc. Because the amorphous silicon/metal terminates on a dielectric, the structure may be subject to an overetch of the amorphous silicon/barrier stack to removemetal stringers 37. - That substrate area is saved through this structure is better appreciated by consideration of FIG. 4 which is a top view of a cell, according to this invention, having 4 bits. The cell is not drawn to the scale of FIG. 1. Depicted are metal 1
runners 3, metal 2runners 23, vias 135 and twoantifuses 137. The antifuses are used to selectively connect metal 1 and metal 2 runners. The prior art required one antifuse at each intersection of metal 1 and metal 2 runners. The configuration of this invention requires half as many antifuses, thereby saving significant substrate area. - Variations of the embodiment described will be readily thought of by those skilled in the art. The antifuses may be used to selectively connect interconnects on any two adjacent metal levels. There may also be a metal layer in addition to the barrier layer.
Claims (5)
- An integrated circuit comprising:
a plurality of electrically conducting interconnect pairs (3), there being area between said pairs (3), each of which has a conducting surface (35);
a layer of amorphous silicon (7) and a layer of a barrier material (9), said layers (7,9) covering the area between said interconnect pairs (3) and contacting at least portions of the surfaces of said interconnect pairs (35);
a patterned dielectric layer (5) which has windows which expose portions of the uppermost of said layer of amorphous silicon (7) and barrier material (9) there being only one window per pair of electrically conducting interconnect pairs (3); and
a layer of metal in said windows. - An integrated circuit as recited in claim 1 further comprising:
a plurality of cladding layers (21) which encapsulate said electrically conducting interconnect pairs (3). - An integrated circuit as recited in claim 2 in which said cladding layers (21) comprise tungsten.
- An integrated circuit as recited in claim 1 in which said layers of amorphous silicon (7) and barrier material (9) are patterned.
- An integrated circuit as recited in claim 1 in which said electrically conducting interconnect pairs (3) comprise dielectric sidewalls (33).
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US99179092A | 1992-12-17 | 1992-12-17 | |
US991790 | 1992-12-17 |
Publications (1)
Publication Number | Publication Date |
---|---|
EP0602836A1 true EP0602836A1 (en) | 1994-06-22 |
Family
ID=25537569
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP93309633A Withdrawn EP0602836A1 (en) | 1992-12-17 | 1993-12-02 | Self-aligned vertical antifuse |
Country Status (4)
Country | Link |
---|---|
US (1) | US5412245A (en) |
EP (1) | EP0602836A1 (en) |
JP (1) | JPH06216254A (en) |
TW (1) | TW232091B (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5763898A (en) | 1990-04-12 | 1998-06-09 | Actel Corporation | Above via metal-to-metal antifuses incorporating a tungsten via plug |
US5780323A (en) | 1990-04-12 | 1998-07-14 | Actel Corporation | Fabrication method for metal-to-metal antifuses incorporating a tungsten via plug |
US5789764A (en) * | 1995-04-14 | 1998-08-04 | Actel Corporation | Antifuse with improved antifuse material |
US5920109A (en) | 1995-06-02 | 1999-07-06 | Actel Corporation | Raised tungsten plug antifuse and fabrication processes |
US8759946B2 (en) | 2006-11-17 | 2014-06-24 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5272101A (en) * | 1990-04-12 | 1993-12-21 | Actel Corporation | Electrically programmable antifuse and fabrication processes |
US5552627A (en) * | 1990-04-12 | 1996-09-03 | Actel Corporation | Electrically programmable antifuse incorporating dielectric and amorphous silicon interlayers |
EP0558176A1 (en) * | 1992-02-26 | 1993-09-01 | Actel Corporation | Metal-to-metal antifuse with improved diffusion barrier layer |
US5308795A (en) * | 1992-11-04 | 1994-05-03 | Actel Corporation | Above via metal-to-metal antifuse |
US6690044B1 (en) * | 1993-03-19 | 2004-02-10 | Micron Technology, Inc. | Approach to avoid buckling BPSG by using an intermediate barrier layer |
JP3170101B2 (en) * | 1993-04-15 | 2001-05-28 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US5369054A (en) * | 1993-07-07 | 1994-11-29 | Actel Corporation | Circuits for ESD protection of metal-to-metal antifuses during processing |
US5581111A (en) * | 1993-07-07 | 1996-12-03 | Actel Corporation | Dielectric-polysilicon-dielectric antifuse for field programmable logic applications |
US5485031A (en) | 1993-11-22 | 1996-01-16 | Actel Corporation | Antifuse structure suitable for VLSI application |
US5986322A (en) * | 1995-06-06 | 1999-11-16 | Mccollum; John L. | Reduced leakage antifuse structure |
US5741720A (en) * | 1995-10-04 | 1998-04-21 | Actel Corporation | Method of programming an improved metal-to-metal via-type antifuse |
US5602053A (en) * | 1996-04-08 | 1997-02-11 | Chartered Semidconductor Manufacturing Pte, Ltd. | Method of making a dual damascene antifuse structure |
US10714422B2 (en) | 2018-10-16 | 2020-07-14 | Globalfoundries Inc. | Anti-fuse with self aligned via patterning |
US10892222B1 (en) | 2019-09-04 | 2021-01-12 | Globalfoundries Inc. | Anti-fuse for an integrated circuit (IC) product and method of making such an anti-fuse for an IC product |
US10957701B1 (en) | 2019-11-11 | 2021-03-23 | Globalfoundries U.S. Inc. | Fin-based anti-fuse device for integrated circuit (IC) products, methods of making such an anti-fuse device and IC products comprising such an anti-fuse device |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0325234A2 (en) * | 1988-01-20 | 1989-07-26 | Kabushiki Kaisha Toshiba | Trimming element for microelectronic circuit |
US5100827A (en) * | 1991-02-27 | 1992-03-31 | At&T Bell Laboratories | Buried antifuse |
US5126290A (en) * | 1991-09-11 | 1992-06-30 | Micron Technology, Inc. | Method of making memory devices utilizing one-sided ozone teos spacers |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS543480A (en) * | 1977-06-09 | 1979-01-11 | Fujitsu Ltd | Manufacture of semiconductor device |
JPS5720463A (en) * | 1980-07-14 | 1982-02-02 | Toshiba Corp | Semiconductor memory device |
JPH0656876B2 (en) * | 1984-12-28 | 1994-07-27 | 富士通株式会社 | Semiconductor device |
US4949084A (en) * | 1985-10-29 | 1990-08-14 | Ohio Associated Enterprises, Inc. | Programmable integrated crosspoint switch |
US5134457A (en) * | 1986-05-09 | 1992-07-28 | Actel Corporation | Programmable low-impedance anti-fuse element |
US4943538A (en) * | 1986-05-09 | 1990-07-24 | Actel Corporation | Programmable low impedance anti-fuse element |
US5404029A (en) * | 1990-04-12 | 1995-04-04 | Actel Corporation | Electrically programmable antifuse element |
-
1993
- 1993-11-27 TW TW082110024A patent/TW232091B/zh active
- 1993-12-02 EP EP93309633A patent/EP0602836A1/en not_active Withdrawn
- 1993-12-17 JP JP5317788A patent/JPH06216254A/en not_active Withdrawn
-
1994
- 1994-05-23 US US08/247,617 patent/US5412245A/en not_active Expired - Lifetime
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0325234A2 (en) * | 1988-01-20 | 1989-07-26 | Kabushiki Kaisha Toshiba | Trimming element for microelectronic circuit |
US5100827A (en) * | 1991-02-27 | 1992-03-31 | At&T Bell Laboratories | Buried antifuse |
US5126290A (en) * | 1991-09-11 | 1992-06-30 | Micron Technology, Inc. | Method of making memory devices utilizing one-sided ozone teos spacers |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5763898A (en) | 1990-04-12 | 1998-06-09 | Actel Corporation | Above via metal-to-metal antifuses incorporating a tungsten via plug |
US5780323A (en) | 1990-04-12 | 1998-07-14 | Actel Corporation | Fabrication method for metal-to-metal antifuses incorporating a tungsten via plug |
US5789764A (en) * | 1995-04-14 | 1998-08-04 | Actel Corporation | Antifuse with improved antifuse material |
US5920109A (en) | 1995-06-02 | 1999-07-06 | Actel Corporation | Raised tungsten plug antifuse and fabrication processes |
US6124193A (en) | 1995-06-02 | 2000-09-26 | Actel Corporation | Raised tungsten plug antifuse and fabrication processes |
US8759946B2 (en) | 2006-11-17 | 2014-06-24 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
JPH06216254A (en) | 1994-08-05 |
US5412245A (en) | 1995-05-02 |
TW232091B (en) | 1994-10-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5412245A (en) | Self-aligned vertical antifuse | |
US6111302A (en) | Antifuse structure suitable for VLSI application | |
US5614756A (en) | Metal-to-metal antifuse with conductive | |
US5834824A (en) | Use of conductive particles in a nonconductive body as an integrated circuit antifuse | |
US5510629A (en) | Multilayer antifuse with intermediate spacer layer | |
EP0112675B1 (en) | A link structure selectively activable to create a conducting link in an integrated circuit | |
EP0452091B1 (en) | Electrically programmable antifuse element and method of forming it | |
JP3256603B2 (en) | Semiconductor device and manufacturing method thereof | |
US3675090A (en) | Film deposited semiconductor devices | |
US5780323A (en) | Fabrication method for metal-to-metal antifuses incorporating a tungsten via plug | |
US5514900A (en) | Mutlilayered antifuse with intermediate metal layer | |
US5789764A (en) | Antifuse with improved antifuse material | |
US5572062A (en) | Antifuse with silicon spacers | |
KR20030027859A (en) | One time programmable fuse/anti-fuse combination based memory cell | |
US5904507A (en) | Programmable anti-fuses using laser writing | |
US5886392A (en) | One-time programmable element having controlled programmed state resistance | |
EP0500034A1 (en) | Sidewall anti-fuse structure and method for making | |
KR0159450B1 (en) | An anti-fuse element | |
US5789796A (en) | Programmable anti-fuse device and method for manufacturing the same | |
US4754318A (en) | Semiconductor device | |
JPS61114585A (en) | Electric connection structure and formation thereof | |
CN100539232C (en) | Switching device, the driving that is used for this switching device and manufacture method, integrated circuit (IC)-components and memory device | |
WO1992020095A1 (en) | Programmable interconnect structures and programmable integrated circuits | |
US20080251885A1 (en) | Fuse structure, semiconductor device, and method of forming the semiconductor device | |
EP0583119B1 (en) | Programmable contact structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): DE ES GB IT |
|
17P | Request for examination filed |
Effective date: 19941208 |
|
17Q | First examination report despatched |
Effective date: 19970707 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20010703 |