EP1502309A1 - Integrated circuit with internal impedance matching circuit - Google Patents

Integrated circuit with internal impedance matching circuit

Info

Publication number
EP1502309A1
EP1502309A1 EP03750119A EP03750119A EP1502309A1 EP 1502309 A1 EP1502309 A1 EP 1502309A1 EP 03750119 A EP03750119 A EP 03750119A EP 03750119 A EP03750119 A EP 03750119A EP 1502309 A1 EP1502309 A1 EP 1502309A1
Authority
EP
European Patent Office
Prior art keywords
integrated circuit
transmission line
die
package
internally matched
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP03750119A
Other languages
German (de)
French (fr)
Other versions
EP1502309A4 (en
Inventor
Norbert A. Schmizt
Richard J. Giacchino
Wayne M. Struble
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
MACOM Technology Solutions Holdings Inc
Original Assignee
MA Com Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US10/142,250 external-priority patent/US6828658B2/en
Priority claimed from US10/427,330 external-priority patent/US6903447B2/en
Application filed by MA Com Inc filed Critical MA Com Inc
Publication of EP1502309A1 publication Critical patent/EP1502309A1/en
Publication of EP1502309A4 publication Critical patent/EP1502309A4/en
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64—Impedance arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64—Impedance arrangements
    • H01L23/66—High-frequency adaptations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49517—Additional leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49575—Assemblies of semiconductor devices on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49589—Capacitor integral with or on the leadframe
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N60/00—Superconducting devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05553—Shape in top view being rectangular
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601—Structure
    • H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48253—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a potential ring of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85447—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
    • H01L23/5223—Capacitor integral with wiring layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5227—Inductive arrangements or effects of, or between, wiring layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/1026—Compound semiconductors
    • H01L2924/1032—III-V
    • H01L2924/10329—Gallium arsenide [GaAs]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/183—Connection portion, e.g. seal
    • H01L2924/18301—Connection portion, e.g. seal being an anchoring portion, i.e. mechanical interlocking between the encapsulation resin and another package part
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19042—Component type being an inductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30105—Capacitance
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance
    • H01L2924/30111—Impedance matching

Definitions

  • the present invention relates to the field of semiconductor devices, and in particular to an integrated circuit with internal impedance matching.
  • radio frequency (R.F) power amplifiers are built using a semiconductor device (e.g., silicon or GaAs) that has a low output impedance (e.g., less two ohms). 1 0
  • This impedance needs to be transformed to a higher impedance value (e.g., fifty ohms) to connect to filters, switches, diplexers and antennas in the rest of the radio.
  • This impedance transformation network is typically referred to as the "output match.”
  • the output match is typically tuned at the harmonic frequencies to increase efficiency and battery life (e.g., talk time) of the cellular telephone.
  • These harmonic frequencies extend up to 6 GHz.
  • the distance between the capacitors and other passive components used to construct the output match is critical, for example a distance of 0.001 "issignificant.
  • a vendor may specify distances of 0.062" and 0.416" in one one-thousandth of an inch of precision between the capacitors and other passive components of the output matching network.
  • the harmonic frequencies present a second problem.
  • the capacitors have parasitic values that become significant at the harmonic frequencies. Since the parasitic values differ from one manufacturer to another, changing vendors for the same value component will yield different results.
  • an integrated circuit includes a die that is electrically connected to and housed within a package.
  • the package includes a lead frame comprising a transmission line, at least one input signal lead, and at least one output signal lead that is connected to the transmission line.
  • the die provides an output signal onto the transmission line. At least one select location along the transmission line is connected to a first electrical node through an impedance matching circuit within the integrated circuit.
  • an integrated circuit package includes a lead frame comprising at least one transmission line, at least one input signal lead, and at least one output signal lead.
  • At least one select location along the transmission line is connected to a first electrical node through an impedance matching circuit within the integrated circuit package, wherein the impedance matching circuit is associated with the output signal lead.
  • the impedance matching circuit may be located within the integrated circuit.
  • the impedance matching circuit may be connected between the at least one select location along the transmission line and a pin of the lead frame.
  • At least one select location along the transmission line is wire bonded to a capacitor.
  • the capacitance value of the capacitor and the dimensions of the transmission line are selected to provide the desired matching circuit (i.e., output impedance).
  • Incorporating the transmission line into the lead frame avoids having to place the matching network outside of the integrated circuit. For example, etching and/or half-etching the lead frame to provide the transmission line, and placing components (e.g., capacitors, inductors, etc.) of the impedance transform matching circuit on the integrated circuit and connecting these components between select locations on the transmission line and first electrical node (e.g., ground) is relatively inexpensive.
  • components e.g., capacitors, inductors, etc.
  • FIG. 1 illustrates a functional block diagram of a prior art matching circuit configuration for an RF output signal
  • FIG.2 is a cut-a-way top view of a first integrated circuit that includes a first die, and a second die within a first plastic package;
  • FIG. 3 is a functional block diagram illustration of the internal matching network associated with the first die illustrated in FIG. 2;
  • FIG. 4 is a cut-a-way top view of a lead frame of a se'cbrid'iiit gr'ate'a-eircuit ⁇ fi'_it ;! p"i 8 bvi ! des at least one output signal;
  • FIG. 5 illustrates a section taken along line A-A in FIG. 4;
  • FIG. 6 illustrates a bottom view of the second plastic package of FIG.4;
  • FIG.7 illustrates a side view of the package of FIG.6;
  • FIG. 8 is a cut-a-way top view of a lead frame of a third integrated circuit that includes an internal matching circuit located within a die;
  • FIG. 9 is a top view of the lead frame of FIG. 8 shown in cross hatch
  • FIG. 10 is a bottom view of the led frame of FIG. 8 with exposed sections of the lead frame shown in cross hatch
  • FIG. 11 is a cut-a-way top view of a lead frame of a fourth integrated circuit that includes an internal matching network located between the die paddle and a first select location on the transmission line;
  • FIG. 12 is a cut-a-way top view of a lead frame of a fifth integrated circuit that includes a first internal matching network component located between the die and a first select location on the transmission line, and a second internal matching network component located between the die paddle and a second select location on the transmission line;
  • FIG. 13 is a functional block diagram illustration of the internal matching network associated with the integrated circuit of FIG. 12; and FIG 14 is a cut-a-way top view of a lead frame of a sixth integrated circuit that includes an internal matching network located between a first select location on the transmission line and a grounded pin.
  • FIG. 1 illustrates a functional block diagram of an exemplary prior art matching circuit configuration 100 that provides an output signal on a line 102.
  • the output signal on the line 102 is from an RF power amplifier (PA) within an integrated circuit 104.
  • the integrated circuit 104 provides the output signal on the line 102 to an impedance transformation network 106 (also referred to herein as a "matching network"), which provides an impedance matched output signal on a line 108.
  • the impedance matched output signal on the line 108 may for example have an output impedance of fifty ohms, whereas the impedance of the signal on the line 102 may for example be two ohms.
  • the impedance matching network 106 includes a plurality of capacitors C_110 and C 112 that are precisely positioned to provide the required impedance transformation and harmonic filtering.
  • the capacitor Ci ' l ⁇ O is precisely positioned (e.g., to a 0.001" tolerance) from edge 114 of the integrated circuit 104, while the distance between capacitors Ci 110 and C 2 112 is also precisely controlled.
  • these positioning constraints lead to a problematic and relatively costly matching network that is external to the integrated circuit 104.
  • FIG. 2 is a cut-a-way top view of a first integrated circuit 200 that includes a first die 202, and a second die 204 within a plastic package.
  • the first die 202 provides an output signal via bond wires 206, 208 to a first transmission line 210 located on a lead frame (e.g., etched copper).
  • the second die 204 provides an output signal via bond wires 212, 214 to a second transmission line 216 located on the lead frame
  • the lead frame also includes a plurality of input/output (I/O) leads (e.g., 218-222). Bond wires interconnect bonding pads on the dies and the I/O leads.
  • I/O input/output
  • the lead frame also includes at least one transmission line (e.g., 0.1 mm thick in non-exposed areas, and 0.2 mm thick in exposed areas) that cooperates with circuit components within the integrated circuit to provide an integrated circuit with internal matching.
  • transmission line e.g., 0.1 mm thick in non-exposed areas, and 0.2 mm thick in exposed areas
  • matching circuit components such as capacitors and/or inductors (not shown) located on the first die 202 are connected to the first transmission line 210.
  • a first capacitor located on the first die 202 is connected to a first selected location on the transmission line 210 by bond wires 230, 231. Two bond wires are shown in this embodiment for current handling.
  • a skilled person will recognize of course that more or less bond wires may be used to connect the matching circuit component on the die to the transmission line, depending upon the current handling required.
  • a second capacitor (now shown) may be located on the die 202 and connected to a second location (e.g., location 240) on the transmission line 210 by bond wires (not shown) to provide a matching circuit that is functionally similar to the circuit 106 illustrated in FIG. 1.
  • the matching network is located within the integrated circuit. That is, the integrated circuit of FIG. 2 includes internal matching.
  • the second die 204 may also include an internal matching network that is established by connecting a matching circuit component(s) within the second die 204, to the transmission line 216 for example via bond wires 242, 244.
  • FIG. 3 is a functional block diagram illustration of the internal matching network associated with the first die 202 illustrated in FIG. 2.
  • an output amplifier 246 located on the die 202 provides an output signal that is conducted by the transmission line 210 to an I/O lead 248.
  • a first lead of a capacitor 252 located on the die 202 is connected to a first select location 254 on the transmission line 210 via the bond wires 230,231.
  • a second lead of the capacitor 252 is connected to a first electrical potential, for " example ground.'
  • this provides an impedance matching circuit 258 that is located within the integrated circuit 200.
  • FIG. 4 is a cut-a-way top view of a second integrated circuit 300 that includes a die (not shown in FIG. A), that is placed onto a die paddle 302 of a lead -frame 306 (e.g., etched copper) that includes plurality of I/O leads (e.g., 308-314). Interconnect bonding pads located on the die are connected for example via bond wires to the I/O leads.
  • the lead frame 306 also includes a first transmission line 320 shown in cross hatch.
  • the package also includes a second transmission line 322 that is also not exposed on the exterior of the package.
  • the first transmission line 320 is associated with a first output signal from the package while the second transmission line is associated with a second output signal from the package.
  • Matching circuit components such as capacitors and/or inductors (not shown) located on the die and associated with the first output signal, are connected between a first electrical potential (e.g., ground) and at least one select location on the first transmission line 320.
  • FIG. 5 illustrates a section taken along line A-A in FIG. 4.
  • a die 402 is located on the paddle 302, and at least one bond wire 404 connects lead 313 and a bond pad (not shown) on the die 402.
  • FIG. 6 illustrates a bottom view of the second integrated circuit.
  • the lead frame includes the paddle 302 and the plurality of I/O leads, for example 308-314.
  • the package also includes a plurality of exposed wire bond support structures 510- 517 that represent select locations along the transmission lines at which the matching circuit components may be connected.
  • these support structures e.g., etched copper
  • bonding wire 430 (FIG. 5) runs between a matching component (e.g., a capacitor) on the die 402 and the support structure 511 (i.e., a select location on the transmission line 320).
  • FIG. 7 is a side view of the package of FIG. 5.
  • FIG. 8 is a cut-a-way top view of a third integrated circuit 800 that includes a die 802, and a lead frame 804 of a third plastic package.
  • FIG. 9 is a top view of the lead frame 8 04 of FIG. 8 shown in cross hatch.
  • the lead frame 804 includes a die paddle 806 and a plurality of I/O leads 808-823.
  • the lead frame also includes a transmission line 826 that connects an output 828 on the die 802 to selected I/O leads 808-812.
  • the die output 828 is connected to the transmission line 826 by a plurality of bond wires 831.
  • the die 802 includes at least one component (e.g., a capacitor, inductor, etc.) of an impedance matching/transformation network.
  • the network matching component within the die is connected to a first select location 830 along the transmission line 826.
  • a circuit configuration as shown in FIG. 3 is provided.
  • the matching circuit component within the die 802 may be connected to the transmission line 826 at one of a plurality of select locations 832-836 along the transmission line, rather than at the selected location 830.
  • the integrated circuit 800 is 4 mm x 4 mm (i.e., L 850 is equal to 4 cm).
  • the path length of the transmission line 826 will vary pending upon the select location (e.g., 830) along the transmission line that the matching circuit component is connected to.
  • FIG. 10 is a bottom view of the lead frame of FIG. 8 shown in cross Hatch. In this view, support structures associated with the select locations 8' ) 0, 836 along the transmission line 826 (FIG. 9) are exposed on the underside of the integrated circuit 800.
  • FIG. 11 is a cut-a-way top view of a fourth integrated circuit 1100 that includes a die 1102, and a lead frame 1104 of a fourth plastic package.
  • This embodiment is substantially the same as the embodiment illustrated in FIG's. 8-10, with the principal exception that an internal matching network component 1106 (e.g., a capacitor) is located between die paddle 1108 and a first select location 1110 on the transmission line 826. That is, the internal matching circuit component is not located on the die. However, the internal matching circuit is still resident within the integrated circuit to provide the internal matching.
  • an internal matching network component 1106 e.g., a capacitor
  • FIG.12 is a cut-a-way top view of a fifth integrated circuit 1200 that includes a die 1202, and a lead frame 1204 of a fifth plastic package.
  • This embodiment is substantially the same as the embodiments illustrated in FIGS. 8-10, and FIG. 11, with the principal exception that a first internal matching network component 1206 (e.g., a capacitor) is located between a die paddle 1208 and a first select location 1210 on the transmission line 826, aid second internal matching network component (not shown) is located within the die 1202 and connected to a second select location 1212 on the transmission line.
  • FIG. 13 is a functional block diagram illustration of the internal matching network associated with the integrated circuit of FIG. 12.
  • an output amplifier 1302 located on the die 1202 provides an output signal that is conducted by the transmission line 826 to the I/O lead 808.
  • a first lead of a capacitor 1306 located on the die 1202 is connected to the second select location 1212 on the transmission line 826 via bond wires 1314.
  • a second lead of the capacitor 1306 on the die is connected to a first electrical potential, for example ground.
  • a first lead of the capacitor 1206 is connected to the first selected location 1210 on the transmission line 826, while a second lead of the capacitor 1206 is connected to the die paddle (i.e., ground).
  • FIG.14 is a cut-a-way top view of a sixth integrated circuit 1400 that includes a die 1402, and a lead frame 1404 of a sixth package.
  • This embodiment is substantially the same as the embodiments illustrated in FIGS. 8-10, FIG. 11 and FIG. 12, with the principal exception that an internal matching network component 1406 is located between a first electrical potential comprising a grounded pin 1408 and a select location 1410 on the transmission line 1426.
  • the internal matching network component is illustrated as a capacitor, although it should be understood that any other suitable components may be utilized as well, such as, for example, an inductor.
  • the package of the present embodiment may substantially encapsulate(or encase) the integrated circuit where desired, such as, for instance, by an over-molding process utilizing any desired materials, for example, conventional thermoplastic or thermosetting materials, such as plastic, e.g., a plastic mold compound.
  • any desired materials for example, conventional thermoplastic or thermosetting materials, such as plastic, e.g., a plastic mold compound.
  • certain portions of the integrated circuit in the present embodiment may be substantially encapsulated, such as the lead frame, while certain other portions remain exposed, such as the die paddle and the input/output leads.
  • the internal matching network component 1406 illustrated in FIG. 14 may also be connected in other embodiments to the transmission line 1426 at locations other than location 1410 wherever that may be desired. Similarly, in other embodiments, the internal matching network component 1406 may be connected to portions other than the grounded pin 1408. In addition, in other embodiments, multiple matching network components may be utilized where desired, such as, for example, as illustrated in the embodiments shown in FIGS. 8-10 and FIG. 12.
  • embodiments of the present invention may provide an integrated circuit and package for internal impedance matching, thus for example freeing a handset manufacturer (or board manufacturer) from having to provide room on the board for the impedance transformation matching circuitry.
  • embodiments of the present invention may provide a package defining a member substantially encapsulating the integrated circuit, so as to provide a barrier that can inhibit the penetration of moisture or other undesirable matter.
  • embodiments of the present invention may utilize etched and/or half-etched features in the overall architecture of an integrated circuit. For instance, as is illustrated in FIG. 5, components 313 and 314 are examples of half etched features, which may be utilized where desired for interlocking of particular components.
  • the present invention has been discussed in the context of a package for power amplifiers for wireless handsets, it is contemplated that the many other applications will find it desirable to replace applications that require impedance matching, conventionally performed on a circuit board or as lumped element components, with matching circuitry contained within the integrated circuit.
  • this obviates many of the manufacturab ⁇ ty problems associated with having to precisely position the components of the matching circuit.
  • the matching network components have been connected between the transmission line and ground, the first electrical potential does not necessarily have to be ground.

Abstract

An integrated circuit package (100) houses an connects to a die to form an integrated circuit (104) with internal matching (106). The package comprises a lead frame comprising at least one transmission line, a die paddle, and at least one input lead and at least one output lead (102). Bond wires connect select locations along the at least one transmission line to ground through impedance matching network (106) associated with at least one of the output leads. The package may also substantially encapsulate the lead frame, while exposing the die paddle and the input/output leads.

Description

INTEGRATED CIRCUIT WITH INTERNAL IMPEDANCE MATCHING CIRCUIT
The present invention relates to the field of semiconductor devices, and in particular to an integrated circuit with internal impedance matching.
BACKGROUND OF THE INVENTION
In cellular telephones, radio frequency (R.F) power amplifiers (PA) are built using a semiconductor device (e.g., silicon or GaAs) that has a low output impedance (e.g., less two ohms). 1 0 This impedance needs to be transformed to a higher impedance value (e.g., fifty ohms) to connect to filters, switches, diplexers and antennas in the rest of the radio. This impedance transformation network is typically referred to as the "output match."
In addition to transforming a two-ohm impedance to fifty ohms, the output match is typically tuned at the harmonic frequencies to increase efficiency and battery life (e.g., talk time) of the cellular telephone. These harmonic frequencies extend up to 6 GHz. At these frequencies, the distance between the capacitors and other passive components used to construct the output match is critical, for example a distance of 0.001 "issignificant. For example, a vendor may specify distances of 0.062" and 0.416" in one one-thousandth of an inch of precision between the capacitors and other passive components of the output matching network.
The harmonic frequencies present a second problem. The capacitors have parasitic values that become significant at the harmonic frequencies. Since the parasitic values differ from one manufacturer to another, changing vendors for the same value component will yield different results.
In producing high volumes (e.g., 30,000,000 per year) these dependencies on a single vendor and tolerances of 0.001" are costly to manage. Therefore, there is a need for an improved technique for providing an impedance matching network.
SUMMARY OF THE INVENTION
Briefly, according to an embodiment of the present invention, an integrated circuit includes a die that is electrically connected to and housed within a package. The package includes a lead frame comprising a transmission line, at least one input signal lead, and at least one output signal lead that is connected to the transmission line. The die provides an output signal onto the transmission line. At least one select location along the transmission line is connected to a first electrical node through an impedance matching circuit within the integrated circuit. According to another embodiment of the present invention, an integrated circuit package includes a lead frame comprising at least one transmission line, at least one input signal lead, and at least one output signal lead. At least one select location along the transmission line is connected to a first electrical node through an impedance matching circuit within the integrated circuit package, wherein the impedance matching circuit is associated with the output signal lead. The impedance matching circuit may be located within the integrated circuit. For example, in one embodiment, the impedance matching circuit may be connected between the at least one select location along the transmission line and a pin of the lead frame.
In one embodiment, at least one select location along the transmission line is wire bonded to a capacitor. The capacitance value of the capacitor and the dimensions of the transmission line are selected to provide the desired matching circuit (i.e., output impedance).
Incorporating the transmission line into the lead frame avoids having to place the matching network outside of the integrated circuit. For example, etching and/or half-etching the lead frame to provide the transmission line, and placing components (e.g., capacitors, inductors, etc.) of the impedance transform matching circuit on the integrated circuit and connecting these components between select locations on the transmission line and first electrical node (e.g., ground) is relatively inexpensive.
These and other objects, features and advantages of the present invention will become more apparent in light of the following detailed description of preferred embodiments thereof, as illustrated in the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 illustrates a functional block diagram of a prior art matching circuit configuration for an RF output signal; FIG.2 is a cut-a-way top view of a first integrated circuit that includes a first die, and a second die within a first plastic package;
FIG. 3 is a functional block diagram illustration of the internal matching network associated with the first die illustrated in FIG. 2; FIG. 4 is a cut-a-way top view of a lead frame of a se'cbrid'iiit gr'ate'a-eircuit ϊfi'_it;!p"i8bvi!des at least one output signal;
FIG. 5 illustrates a section taken along line A-A in FIG. 4; FIG. 6 illustrates a bottom view of the second plastic package of FIG.4; FIG.7 illustrates a side view of the package of FIG.6;
FIG. 8 is a cut-a-way top view of a lead frame of a third integrated circuit that includes an internal matching circuit located within a die;
FIG. 9 is a top view of the lead frame of FIG. 8 shown in cross hatch; FIG. 10 is a bottom view of the led frame of FIG. 8 with exposed sections of the lead frame shown in cross hatch; FIG. 11 is a cut-a-way top view of a lead frame of a fourth integrated circuit that includes an internal matching network located between the die paddle and a first select location on the transmission line;
FIG. 12 is a cut-a-way top view of a lead frame of a fifth integrated circuit that includes a first internal matching network component located between the die and a first select location on the transmission line, and a second internal matching network component located between the die paddle and a second select location on the transmission line;
FIG. 13 is a functional block diagram illustration of the internal matching network associated with the integrated circuit of FIG. 12; and FIG 14 is a cut-a-way top view of a lead frame of a sixth integrated circuit that includes an internal matching network located between a first select location on the transmission line and a grounded pin.
DETAILED DESCRIPTION OF THE INVENTION
FIG. 1 illustrates a functional block diagram of an exemplary prior art matching circuit configuration 100 that provides an output signal on a line 102. In one embodiment the output signal on the line 102 is from an RF power amplifier (PA) within an integrated circuit 104. The integrated circuit 104 provides the output signal on the line 102 to an impedance transformation network 106 (also referred to herein as a "matching network"), which provides an impedance matched output signal on a line 108. For example, the impedance matched output signal on the line 108 may for example have an output impedance of fifty ohms, whereas the impedance of the signal on the line 102 may for example be two ohms. The impedance matching network 106 includes a plurality of capacitors C_110 and C 112 that are precisely positioned to provide the required impedance transformation and harmonic filtering. #or example, the capacitor Ci'lϊO is precisely positioned (e.g., to a 0.001" tolerance) from edge 114 of the integrated circuit 104, while the distance between capacitors Ci 110 and C2112 is also precisely controlled. As set forth above, these positioning constraints lead to a problematic and relatively costly matching network that is external to the integrated circuit 104.
FIG. 2 is a cut-a-way top view of a first integrated circuit 200 that includes a first die 202, and a second die 204 within a plastic package. The first die 202 provides an output signal via bond wires 206, 208 to a first transmission line 210 located on a lead frame (e.g., etched copper). The second die 204 provides an output signal via bond wires 212, 214 to a second transmission line 216 located on the lead frame The lead frame also includes a plurality of input/output (I/O) leads (e.g., 218-222). Bond wires interconnect bonding pads on the dies and the I/O leads. According to an aspect of the present invention, the lead frame also includes at least one transmission line (e.g., 0.1 mm thick in non-exposed areas, and 0.2 mm thick in exposed areas) that cooperates with circuit components within the integrated circuit to provide an integrated circuit with internal matching. Specifically, in this embodiment matching circuit components such as capacitors and/or inductors (not shown) located on the first die 202 are connected to the first transmission line 210. For example, a first capacitor located on the first die 202 is connected to a first selected location on the transmission line 210 by bond wires 230, 231. Two bond wires are shown in this embodiment for current handling. However, a skilled person will recognize of course that more or less bond wires may be used to connect the matching circuit component on the die to the transmission line, depending upon the current handling required. In addition, a second capacitor (now shown) may be located on the die 202 and connected to a second location (e.g., location 240) on the transmission line 210 by bond wires (not shown) to provide a matching circuit that is functionally similar to the circuit 106 illustrated in FIG. 1. However, in the embodiment of FIG. 2, the matching network is located within the integrated circuit. That is, the integrated circuit of FIG. 2 includes internal matching.
The second die 204 may also include an internal matching network that is established by connecting a matching circuit component(s) within the second die 204, to the transmission line 216 for example via bond wires 242, 244. FIG. 3 is a functional block diagram illustration of the internal matching network associated with the first die 202 illustrated in FIG. 2. For example an output amplifier 246 located on the die 202 provides an output signal that is conducted by the transmission line 210 to an I/O lead 248. A first lead of a capacitor 252 located on the die 202 is connected to a first select location 254 on the transmission line 210 via the bond wires 230,231. A second lead of the capacitor 252 is connected to a first electrical potential, for "example ground.' Significantly, this provides an impedance matching circuit 258 that is located within the integrated circuit 200.
FIG. 4 is a cut-a-way top view of a second integrated circuit 300 that includes a die (not shown in FIG. A), that is placed onto a die paddle 302 of a lead -frame 306 (e.g., etched copper) that includes plurality of I/O leads (e.g., 308-314). Interconnect bonding pads located on the die are connected for example via bond wires to the I/O leads. The lead frame 306 also includes a first transmission line 320 shown in cross hatch. In this embodiment, the package also includes a second transmission line 322 that is also not exposed on the exterior of the package. The first transmission line 320 is associated with a first output signal from the package while the second transmission line is associated with a second output signal from the package. Matching circuit components such as capacitors and/or inductors (not shown) located on the die and associated with the first output signal, are connected between a first electrical potential (e.g., ground) and at least one select location on the first transmission line 320.
FIG. 5 illustrates a section taken along line A-A in FIG. 4. A die 402 is located on the paddle 302, and at least one bond wire 404 connects lead 313 and a bond pad (not shown) on the die 402. FIG. 6 illustrates a bottom view of the second integrated circuit. As shown, the lead frame includes the paddle 302 and the plurality of I/O leads, for example 308-314. Referring to FIGS. 5 and 6, the package also includes a plurality of exposed wire bond support structures 510- 517 that represent select locations along the transmission lines at which the matching circuit components may be connected. For example, in one embodiment, these support structures (e.g., etched copper) are connection points for bond wires between the matching components on the die, and the transmission lines within the lead frame of the package. For example,, bonding wire 430 (FIG. 5) runs between a matching component (e.g., a capacitor) on the die 402 and the support structure 511 (i.e., a select location on the transmission line 320). FIG. 7 is a side view of the package of FIG. 5.
FIG. 8 is a cut-a-way top view of a third integrated circuit 800 that includes a die 802, and a lead frame 804 of a third plastic package. FIG. 9 is a top view of the lead frame 8 04 of FIG. 8 shown in cross hatch. The lead frame 804 includes a die paddle 806 and a plurality of I/O leads 808-823. The lead frame also includes a transmission line 826 that connects an output 828 on the die 802 to selected I/O leads 808-812. In this embodiment, the die output 828 is connected to the transmission line 826 by a plurality of bond wires 831. The die 802 includes at least one component (e.g., a capacitor, inductor, etc.) of an impedance matching/transformation network. The network matching component within the die is connected to a first select location 830 along the transmission line 826. As a result, a circuit configuration as shown in FIG. 3 is provided. Depending upon the impedance matching and filtering requirement's, the matching circuit component within the die 802 may be connected to the transmission line 826 at one of a plurality of select locations 832-836 along the transmission line, rather than at the selected location 830. h the embodiment of FIG. 8, the integrated circuit 800 is 4 mm x 4 mm (i.e., L 850 is equal to 4 cm). As shown in FIG. 8, the path length of the transmission line 826 will vary pending upon the select location (e.g., 830) along the transmission line that the matching circuit component is connected to.
FIG. 10 is a bottom view of the lead frame of FIG. 8 shown in cross Hatch. In this view, support structures associated with the select locations 8' ) 0, 836 along the transmission line 826 (FIG. 9) are exposed on the underside of the integrated circuit 800.
FIG. 11 is a cut-a-way top view of a fourth integrated circuit 1100 that includes a die 1102, and a lead frame 1104 of a fourth plastic package. This embodiment is substantially the same as the embodiment illustrated in FIG's. 8-10, with the principal exception that an internal matching network component 1106 (e.g., a capacitor) is located between die paddle 1108 and a first select location 1110 on the transmission line 826. That is, the internal matching circuit component is not located on the die. However, the internal matching circuit is still resident within the integrated circuit to provide the internal matching.
FIG.12 is a cut-a-way top view of a fifth integrated circuit 1200 that includes a die 1202, and a lead frame 1204 of a fifth plastic package. This embodiment is substantially the same as the embodiments illustrated in FIGS. 8-10, and FIG. 11, with the principal exception that a first internal matching network component 1206 (e.g., a capacitor) is located between a die paddle 1208 and a first select location 1210 on the transmission line 826, aid second internal matching network component (not shown) is located within the die 1202 and connected to a second select location 1212 on the transmission line. FIG. 13 is a functional block diagram illustration of the internal matching network associated with the integrated circuit of FIG. 12. For example, an output amplifier 1302 located on the die 1202 provides an output signal that is conducted by the transmission line 826 to the I/O lead 808. A first lead of a capacitor 1306 located on the die 1202 is connected to the second select location 1212 on the transmission line 826 via bond wires 1314. A second lead of the capacitor 1306 on the die is connected to a first electrical potential, for example ground. A first lead of the capacitor 1206 is connected to the first selected location 1210 on the transmission line 826, while a second lead of the capacitor 1206 is connected to the die paddle (i.e., ground).
FIG.14 is a cut-a-way top view of a sixth integrated circuit 1400 that includes a die 1402, and a lead frame 1404 of a sixth package. This embodiment is substantially the same as the embodiments illustrated in FIGS. 8-10, FIG. 11 and FIG. 12, with the principal exception that an internal matching network component 1406 is located between a first electrical potential comprising a grounded pin 1408 and a select location 1410 on the transmission line 1426. hi FIG. 14, the internal matching network component is illustrated as a capacitor, although it should be understood that any other suitable components may be utilized as well, such as, for example, an inductor. Similar to that described above in connection with the earlier embodiments, the package of the present embodiment may substantially encapsulate(or encase) the integrated circuit where desired, such as, for instance, by an over-molding process utilizing any desired materials, for example, conventional thermoplastic or thermosetting materials, such as plastic, e.g., a plastic mold compound. For example, as with the other embodiments of the present invention, certain portions of the integrated circuit in the present embodiment may be substantially encapsulated, such as the lead frame, while certain other portions remain exposed, such as the die paddle and the input/output leads.
The internal matching network component 1406 illustrated in FIG. 14 may also be connected in other embodiments to the transmission line 1426 at locations other than location 1410 wherever that may be desired. Similarly, in other embodiments, the internal matching network component 1406 may be connected to portions other than the grounded pin 1408. In addition, in other embodiments, multiple matching network components may be utilized where desired, such as, for example, as illustrated in the embodiments shown in FIGS. 8-10 and FIG. 12.
Advantageously, embodiments of the present invention may provide an integrated circuit and package for internal impedance matching, thus for example freeing a handset manufacturer (or board manufacturer) from having to provide room on the board for the impedance transformation matching circuitry. In addition, embodiments of the present invention may provide a package defining a member substantially encapsulating the integrated circuit, so as to provide a barrier that can inhibit the penetration of moisture or other undesirable matter. In addition, embodiments of the present invention may utilize etched and/or half-etched features in the overall architecture of an integrated circuit. For instance, as is illustrated in FIG. 5, components 313 and 314 are examples of half etched features, which may be utilized where desired for interlocking of particular components.
Although the present invention has been discussed in the context of a package for power amplifiers for wireless handsets, it is contemplated that the many other applications will find it desirable to replace applications that require impedance matching, conventionally performed on a circuit board or as lumped element components, with matching circuitry contained within the integrated circuit. Advantageously, this obviates many of the manufacturabϊϊϊty problems associated with having to precisely position the components of the matching circuit. In addition, although the matching network components have been connected between the transmission line and ground, the first electrical potential does not necessarily have to be ground.
Although the present invention has been shown and described with respect to several preferred embodiments thereof, various changes, omissions and additions to the form and detail thereof, may be made therein, without departing from the spirit and scope of the invention.

Claims

What is claimed is:CLAIMS
1. An internally matched integrated circuit, comprising: a package that includes a lead frame comprising at least one input signal lead, at least one output signal lead, and at least one fransmission line that is connected to said at least one output signal lead; and a die that is electrically connected to and housed within said package, and provides a signal onto said at least one transmission line; wherein a select location along said at least one transmission line is electrically connected to a first electrical potential through an impedance matching circuit located on said integrated circuit.
2. The internally matched integrated circuit of claim 1, wherein said select location along said transmission line and said impedance matching circuit are connected via at least one bond wire.
3. The internally matched integrated circuit of claim 2, wherein said impedance matching circuit comprises a capacitor.
4. The internally matched integrated circuit of claim 2, wherein said impedance matching circuit compromises an inductor.
5. The internally matched integrated circuit of claim 2, wherein said die comprises a GaAs device.
6. The internally matched integrated circuit of claim 2, wherein said die comprises a silicon die.
7. The internally matched integrated circuit of claim 1, wherein said first electrical potential comprises a grounded pin.
8. The internally matched integrated "said "paCKage substantially encases said lead frame.
9. The internally matched integrated circuit of claim 1, wherein said package is plastic.
10. The internally matched integrated circuit of claim 1, wherein said die provides at least one of an input signal or an output signal onto said at least one transmission line.
11. The internally matched integrated circuit of claim 1, wherein said impedance matching circuit is located on said die.
12. An internally matched integrated circuit, comprising: a package that includes a lead frame comprising at least one transmission line, a die paddle, at least one input signal lead, and at least one output signal lead that is connected to said at least one transmission line; and a die that is electrically connected to and housed within said package, and provides a signal onto said at least one transmission line; wherein at least one select location on said at least one transmission line is electrically connected to a first electrical potential through an impedance matching circuit.
13. The internally matched integrated circuit of claim 12, wherein said impedance matching circuit comprises a capacitor having a first lead connected to said select location along said transmission line, and a second lead connected to said first electrical potential.
14. The internally matched integrated claim of claim 12, wherein said impedance matching circuit comprises an inductor having a first lead connected to said select location along said transmission line, and a second lead connected to said first electrical potential.
15. The internally matched integrated circuit of claim 12, wherein said impedance matching circuit includes a first lead connected to said select location along said transmission line, and a second lead connected to said first electrical potential.
16. The internally matched integrated circuit of claim 12' 'wher'eiϊϊ δaid:"frari'S'mi'sSϊ'on line has a length of at least one millimeter.
17. The internally matched integrated circuit of claim 12, wherein said first electrical potential comprises a grounded pin.
18. The internally matched integrated circuit of claim 12, wherein said first electrical potential comprises said die paddle.
19. The internally matched integrated circuit of claim 12, wherein said package substantially encases said lead frame.
20. The internally matched integrated circuit of claim 12, wherein said package is plastic.
21. The internally matched integrated circuit of claim 12, wherein said die provides at least one of an input signal or an output signal onto said at least one transmission line.
22. The internally matched integrated circuit of claim 12, wherein said die comprises at least one of GaAs or silicon.
23. An integrated circuit package that houses and electrically connects to a die to form an integrated circuit with internal matching, said package comprising: a lead frame comprising a transmission line, a die paddle, a plurality of input leads, and a plurality of output leads, at least one which is connected to said transmission line, wherein at least one select location along said transmission line is electrically connected to a first electrical node through an impedance matching circuit contained within said package to provide an impedance matching network associated with said at least one of said output leads connected to said transmission line. a member that substantially encases said lead frame, while exposing said die paddle and said input leads and said output leads.
24. The integrated circuit package of claim 23, wherein said transmission line comprises at least one of etched or half-etched copper.
25. The integrated circuit package of claim 23, wherein said impedance matching circuit comprises a capacitor.
26. The integrated circuit package of claim 23, wherein said impedance matching circuit comprises an inductor.
27. The integrated circuit packager of claim 23, wherein said impedance matching circuit is located on said integrated circuit.
28. The integrated circuit package of claim 23, wherein said first electrical node comprises a pin, and said impedance matching circuit includes a capacitor having a first lead connected to said pin and a second lead connected to said select location on said fransmission line.
29. The integrated circuit packager of claim 23, wherein said impedance matching circuit is located within the die mounted on said die paddle.
30. The integrated circuit package of claim 23, wherein said first electrical node is located on said die paddle, and said impedance matching circuit includes a capacitor having a first lead connected to said die paddle and a second lead connected to said select location on said transmission line.
31. An internally matched integrated circuit comprising: a package that includes a lead frame comprising a plurality of input leads and a plurality of output leads, and at least one transmission line that is connected to at least one of said output leads; and a die that is electrically connected to aiiS '''hou_5 ι,'' ^uBh,"''said"'apac ge,,'''and provides a signal onto said at least one transmission line; wherein a select location along said at least one fransmission line is electrically connected to a first electrical potential through an impedance matching circuit located within the integrated circuit.
32. The internally matched integrated circuit of claim 31, wherein said package substantially encases said lead frame.
33. The internally matched integrated circuit of claim 31, wherein said package is plastic.
34. The internally matched integrated circuit of claim 31 , wherein said die provides at least one of an input signal or an output signal onto said at least one transmission line.
35. The internally matched integrated circuit of claim 31 , wherein said die is GaAs.
36. The integrated circuit package of claim 31, wherein said transmission line comprises at least one of etched or half-etched copper.
37. The internally matched integrated circuit of claim 31, wherein said first electrical potential comprises a grounded pin.
EP03750119A 2002-05-09 2003-05-08 Integrated circuit with internal impedance matching circuit Withdrawn EP1502309A4 (en)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US427330 1995-04-24
US10/142,250 US6828658B2 (en) 2002-05-09 2002-05-09 Package for integrated circuit with internal matching
US142250 2002-05-09
US10/427,330 US6903447B2 (en) 2002-05-09 2003-05-01 Apparatus, methods and articles of manufacture for packaging an integrated circuit with internal matching
PCT/US2003/014893 WO2003096439A1 (en) 2002-05-09 2003-05-08 Integrated circuit with internal impedance matching circuit

Publications (2)

Publication Number Publication Date
EP1502309A1 true EP1502309A1 (en) 2005-02-02
EP1502309A4 EP1502309A4 (en) 2008-08-20

Family

ID=29423047

Family Applications (1)

Application Number Title Priority Date Filing Date
EP03750119A Withdrawn EP1502309A4 (en) 2002-05-09 2003-05-08 Integrated circuit with internal impedance matching circuit

Country Status (5)

Country Link
EP (1) EP1502309A4 (en)
JP (1) JP2005524995A (en)
KR (1) KR20050006241A (en)
AU (1) AU2003267226A1 (en)
WO (1) WO2003096439A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4702178B2 (en) 2006-05-19 2011-06-15 ソニー株式会社 Semiconductor coupling device, semiconductor element, and high-frequency module
JP4506722B2 (en) 2006-05-19 2010-07-21 ソニー株式会社 Semiconductor element coupling device, semiconductor element, high-frequency module, and semiconductor element coupling method

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3713006A (en) * 1971-02-08 1973-01-23 Trw Inc Hybrid transistor
US4200880A (en) * 1978-03-28 1980-04-29 Microwave Semiconductor Corp. Microwave transistor with distributed output shunt tuning
US5376909A (en) * 1992-05-29 1994-12-27 Texas Instruments Incorporated Device packaging
JPH10256850A (en) * 1997-03-10 1998-09-25 Fujitsu Ltd Semiconductor device and high frequency power amplifier
JPH11220344A (en) * 1994-03-10 1999-08-10 Matsushita Electric Ind Co Ltd High frequency semiconductor device
WO2000075990A1 (en) * 1999-06-07 2000-12-14 Ericsson Inc. High impedance matched rf power transistor

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5557144A (en) * 1993-01-29 1996-09-17 Anadigics, Inc. Plastic packages for microwave frequency applications
JP2541475B2 (en) * 1993-09-16 1996-10-09 日本電気株式会社 Resin mold type semiconductor device
JPH07240645A (en) * 1994-03-01 1995-09-12 Fujitsu Ltd Microwave integrated circuit
JPH10294418A (en) * 1997-04-21 1998-11-04 Oki Electric Ind Co Ltd Semiconductor device
JP3706533B2 (en) * 2000-09-20 2005-10-12 三洋電機株式会社 Semiconductor device and semiconductor module

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3713006A (en) * 1971-02-08 1973-01-23 Trw Inc Hybrid transistor
US4200880A (en) * 1978-03-28 1980-04-29 Microwave Semiconductor Corp. Microwave transistor with distributed output shunt tuning
US5376909A (en) * 1992-05-29 1994-12-27 Texas Instruments Incorporated Device packaging
JPH11220344A (en) * 1994-03-10 1999-08-10 Matsushita Electric Ind Co Ltd High frequency semiconductor device
JPH10256850A (en) * 1997-03-10 1998-09-25 Fujitsu Ltd Semiconductor device and high frequency power amplifier
WO2000075990A1 (en) * 1999-06-07 2000-12-14 Ericsson Inc. High impedance matched rf power transistor

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of WO03096439A1 *

Also Published As

Publication number Publication date
AU2003267226A1 (en) 2003-11-11
EP1502309A4 (en) 2008-08-20
JP2005524995A (en) 2005-08-18
WO2003096439A1 (en) 2003-11-20
KR20050006241A (en) 2005-01-15

Similar Documents

Publication Publication Date Title
US6828658B2 (en) Package for integrated circuit with internal matching
US6608367B1 (en) Leadframe inductors
US7638364B2 (en) Multilayer integrated circuit for RF communication and method for assembly thereof
US6258629B1 (en) Electronic device package and leadframe and method for making the package
KR100839067B1 (en) Electronic circuit module and manufacturing method thereof
US7795728B2 (en) Electronic component
US8299572B2 (en) Semiconductor die with backside passive device integration
US20100253435A1 (en) Rf power amplifier circuit utilizing bondwires in impedance matching
US20030060172A1 (en) Radio frequency module
US8035203B2 (en) Radio frequency over-molded leadframe package
US20050266617A1 (en) Module with multiple power amplifiers and power sensors
US10068857B2 (en) Semiconductor package assembly
US6238950B1 (en) Integrated circuit with tightly coupled passive components
KR20160117335A (en) Multi-cavity package having single metal flange
US11257739B2 (en) Semiconductor package with integrated passive electrical component
EP0818823A2 (en) Radio frequency module and method for fabricating the radio frequency module
US7074647B2 (en) Semiconductor component comprising leadframe, semiconductor chip and integrated passive component in vertical relationship to each other
US6903447B2 (en) Apparatus, methods and articles of manufacture for packaging an integrated circuit with internal matching
US6414387B1 (en) Semiconductor device including a chip having high-frequency circuit blocks
JPH10242377A (en) High-frequency power amplifier module
JPH05167302A (en) High frequency power amplifier circuit device and high frequency module including said circuit device
EP1873830A2 (en) Power amplifier module
US6049126A (en) Semiconductor package and amplifier employing the same
EP1502309A1 (en) Integrated circuit with internal impedance matching circuit
JP2006180151A (en) Power amplifier module and its manufacturing method

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20041124

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL LT LV MK

DAX Request for extension of the european patent (deleted)
RBV Designated contracting states (corrected)

Designated state(s): DE FR GB

A4 Supplementary search report drawn up and despatched

Effective date: 20080718

RIC1 Information provided on ipc code assigned before grant

Ipc: H01L 23/66 20060101AFI20080714BHEP

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: COBHAM DEFENSE ELECTRONIC SYSTEMS CORPORATION

17Q First examination report despatched

Effective date: 20091001

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: M/A-COM TECHNOLOGY SOLUTIONS HOLDINGS, INC.

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20100212