US20010000492A1 - Shared length cell for improved capacitance - Google Patents
Shared length cell for improved capacitance Download PDFInfo
- Publication number
- US20010000492A1 US20010000492A1 US09/729,848 US72984800A US2001000492A1 US 20010000492 A1 US20010000492 A1 US 20010000492A1 US 72984800 A US72984800 A US 72984800A US 2001000492 A1 US2001000492 A1 US 2001000492A1
- Authority
- US
- United States
- Prior art keywords
- storage electrode
- memory cell
- runners
- conductive layer
- storage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/84—Electrodes with an enlarged surface, e.g. formed by texturisation being a rough surface, e.g. using hemispherical grains
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/90—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
- H01L28/91—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions made by depositing layers, e.g. by depositing alternating conductive and insulating layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
- H10B12/318—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor the storage electrode having multiple segments
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/90—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
Definitions
- This invention relates generally to semiconductor memory storage devices, and more particularly to the design of capacitor electrodes for use in integrated circuits.
- Capacitors are used in a wide variety of semiconductor circuits. Because capacitors are of special importance in dynamic random access memory (DRAM) circuits, the invention will therefore be discussed in connection with DRAM circuits. However, the invention has broader applicability to any other memory circuits in which capacitors are used.
- DRAM dynamic random access memory
- DRAM memory circuits are manufactured by replicating millions of identical circuit elements, known as DRAM cells, on a single semiconductor wafer. Each DRAM cell is an addressable location that can store one bit (binary digit) of data. In its most common form, a DRAM cell consists of two circuit components: a field effect transistor (FET) and a capacitor.
- FET field effect transistor
- FIG. 1 illustrates a portion of a DRAM memory circuit containing two neighboring DRAM cells 10 .
- the capacitor 14 has two connections, located on opposite sides of the capacitor 14 .
- the first connection is to a reference voltage, which is typically one half of the internal operating voltage (the voltage corresponding to a logical “1”signal) of the circuit.
- the second connection is to the drain of the FET 12 .
- the gate of the FET 12 is connected to the word line 18
- the source of the FET is connected to the bit line 16 .
- This connection enables the word line 18 to control access to the capacitor 14 by allowing or preventing a signal (a logic “0”or a logic “1”) on the bit line 16 to be written to or read from the capacitor 14 .
- the manufacturing of a DRAM cell includes the fabrication of a transistor, a capacitor, and three contacts: one each to the bit line, the word line, and the reference voltage.
- DRAM manufacturing is a highly competitive business. There is continuous pressure to decrease the size of individual cells and to increase memory cell density to allow more memory to be squeezed onto a single memory chip.
- planar capacitors In order to minimize the area occupied by a capacitor and maximize capacitance, various storage cell designs have been developed, including planar capacitors, stacked capacitor (STC) cells, and trench capacitors. Planar capacitors are located next to the transistor, stacked capacitors are stacked or placed over the access transistor, and trench capacitors are formed in the wafer substrate beneath the transistor. Most large capacity DRAMs use stacked capacitors because of their greater capacitance, reliability, and ease of formation.
- a container capacitor One widely used type of stacked capacitor is known as a container capacitor.
- Known container capacitors are in the shape of an upstanding tube having an oval or cylindrical shape when viewed from the top down.
- the wall of the tube consists of two plates of conductive material such as doped polycrystalline silicon (referred to herein as polysilicon) separated by a dielectric.
- the bottom end of the tube is closed.
- the outer wall is in contact with either the drain of the access transistor or a plug which itself is in contact with the drain.
- the other end of the tube is open (the tube is filled with an insulative material later in the fabrication process).
- the sidewall and closed end of the tube form a container, hence the name “container capacitor.”
- HSG hemispherical-grain
- the present invention provides an improved storage electrode for a container capacitor formed to span more than one cell in length.
- the narrow, elongated capacitor has a larger perimeter, resulting in increased capacitor wall area and therefore increased capacitance over the typical capacitor, without increasing the amount of cell area occupied by the capacitor.
- Methods for forming the improved storage electrode capacitor are also disclosed.
- FIG. 1 is a circuit diagram of a portion of a conventional DRAM memory circuit
- FIG. 2A is a perspective view of one embodiment of a memory circuit according to the present invention showing a capacitor storage electrode
- FIG. 2B is a top view of the perspective view of FIG. 2A;
- FIG. 3A is a top view of a known memory circuit showing a conventional capacitor storage electrode
- FIG. 3B is a side view of a cross section of the known memory circuit of FIG. 3A;
- FIG. 4 is a perspective view of a portion of a semiconductor wafer at an early processing step according to one embodiment of the present invention.
- FIG. 5 is a perspective view of a portion of a semiconductor wafer at a processing step subsequent to that shown in FIG. 4;
- FIG. 6 is a perspective view of a portion of a semiconductor wafer at a processing step subsequent to that shown in FIG. 5;
- FIG. 7 is a perspective view of a portion of a semiconductor wafer at a processing step subsequent to that shown in FIG. 6;
- FIG. 8 is a perspective view of a portion of a semiconductor wafer at a processing step subsequent to that shown in FIG. 7;
- FIG. 9 is a perspective view of a second embodiment of the present invention.
- FIG. 10 is a perspective view of a portion of a semiconductor wafer at an early processing step according to the second embodiment of the present invention.
- FIG. 11 is a perspective view of a portion of a semiconductor wafer at a processing step subsequent to that shown in FIG. 10;
- FIG. 12 is a perspective view of a portion of a semiconductor wafer at a processing step subsequent to that shown in FIG. 11;
- FIG. 13 is a perspective view of a portion of a semiconductor wafer at a processing step subsequent to that shown in FIG. 12;
- FIG. 14 is a perspective view of a portion of a semiconductor wafer at a processing step subsequent to that shown in FIG. 13;
- FIG. 15 is a perspective view of a portion of a semiconductor wafer at a processing step subsequent to that shown in FIG. 14.
- wafer or substrate used in the following description include any semiconductor-based structure having an exposed silicon surface in which to form the structure of this invention.
- Wafer and substrate are to be understood as including silicon-on-insulator, doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures.
- previous process steps may have been utilized to form regions/junctions in the base semiconductor structure or foundation.
- the capacitor storage electrode array 10 is comprised of a plurality of storage electrodes 20 associated with access field effect transistors (FETS) 22 on a semiconductor wafer 24 .
- FETS access field effect transistors
- Each storage electrode 20 and its associated access FET 22 correspond to a memory cell 26 suitable for use in a DRAM or other memory array.
- the wafer 24 comprises a bulk semiconductor substrate having electrically conductive diffusion regions 28 , word lines 30 , and bit lines (not shown) formed therein, as can be seen by referring to FIG. 2.
- the structure shown in FIGS. 2 ( a ) and 2 ( b ) is a buried bit line or capacitor-over-bit line structure, in which the capacitor storage electrode array 10 is formed over the bit lines.
- Each storage electrode 20 is connected to the diffusion region 28 via a polysilicon plug 34 , and to the bit line via a polysilicon plug 42 .
- the storage electrodes 20 comprise insulative film runners 36 coated with a layer of hemispherical-grain (HSG) polysilicon 38 or another conductive layer.
- the storage electrodes 20 are arranged in complementary pairs 40 parallel to one another, as can best be seen in FIG. 2( b ).
- Each complementary pair 40 of storage electrodes 20 relates to two cells 26 , 26 ′, with the storage electrode 20 of each cell extending over that cells access FET 22 to partially or completely cover the access FET 22 ′ of the complementary cell 26 ′ as well.
- Each storage electrode 20 comprises two runners 36 that are partially coated with HSG polysilicon 38 , as shown in FIG. 2( a ).
- the storage electrode 20 has a U-shaped cross section due to the shape of the HSG layer 38 .
- Oxide layers 44 , 46 serve to insulate active regions of the cell 26 from each other.
- Insulation layer 48 isolates the storage electrode 20 from the underlying active regions.
- FIG. 2( b ) depicts a storage electrode array 10 in which the storage electrodes 20 extend over the length of the related pair of cells.
- Each storage electrode 20 has a perimeter of well over 12F, preferably at least about 15 up to 18F, where F is the minimum feature size.
- the storage electrodes 20 of FIG. 2( b ) may be seen to cross over four word lines.
- a variant structure in which the storage electrodes 20 of each cell 26 extend only partially over the complementary cell 26 ′, providing each storage electrode 20 with a perimeter in the range of about 12 to 15F, where F is the minimum feature size is also contemplated, but not shown. In such a variant structure the storage electrodes 20 would cross over at least three word lines, but less than four word lines.
- FIG. 3 depicting a known container capacitor storage electrode, the advantages of the present invention can be identified.
- the storage electrode of FIG. 3 has a perimeter of well under 12F, where F is the minimum feature size.
- F is the minimum feature size.
- FIGS. 2 and 3 it is evident that while both capacitor storage electrodes have a similar area, the storage electrode of FIG. 2 has a much greater perimeter than that of FIG. 3.
- the novel structure of the storage electrode of the embodiment depicted in FIG. 2 enables the storage electrode to maintain the same area as the known electrode while greatly increasing the perimeter of the capacitor and thereby increasing its container wall area and capacitance.
- This advantage is possible due to the shared length capacitors of the invention, wherein each capacitor storage node has a length which extends over its adjacent cell, and has a width which accommodates the extended length capacitor node of the adjacent cell.
- the capacitor storage electrode array 10 is manufactured through a process described as follows, and illustrated by FIGS. 4 through 8. The process begins at a point in the DRAM manufacturing sequence that follows formation of field effect transistors, diffusion regions, word lines and bit lines on a semiconductor wafer 24 .
- formation of the storage electrode array 10 begins with deposition and subsequent etching of a sacrificial mold layer (not shown) on top of the wafer 24 .
- the sacrificial mold layer may comprise borophosphosilicate glass (BPSG), silicon dioxide, or another substance that is selectively etchable.
- a “sacrificial” layer is one which is used only during fabrication and which will not be present in the final product.
- the mold layer may be deposited using well-established deposition techniques such as chemical vapor deposition (CVD).
- a resist and mask are applied, and photolithographic techniques are used to define areas to be etched-out.
- a directional etching process such as reactive ion etching (RIE) is used to etch through the mold layer to form parallel molding bars 50 , resulting in the structure shown in FIG. 4.
- RIE reactive ion etching
- the next step is the formation of insulating runners 36 on the sides of the molding bars 50 , as seen in FIG. 4.
- the insulating runners 36 are formed by deposition of an insulating layer (not shown) of silicon nitride or silicon oxide on the sides of the molding bars 50 , and by subsequent directional etching to shape the runners 36 , and to leave the top surface of the molding bars 50 exposed.
- the resultant parallel runners 36 are shown most clearly in FIG. 4.
- the sacrificial molding bars 50 are then removed by an etching process, preferably with a wet etch that is selective for BPSG over silicon.
- the resultant structure is shown in FIG. 5.
- a conductive layer 38 is then deposited or formed on the inner and outer surfaces of the runners 36 .
- the conductive layer 38 may be formed of polysilicon, hemispherical-grain (HSG) polysilicon, titanium nitride, or the like, but is preferably HSG polysilicon.
- the HSG polysilicon layer 38 may be formed by low pressure chemical vapor deposition (LPCVD) of polysilicon under carefully controlled pressure and temperature so that nucleation occurs.
- LPCVD low pressure chemical vapor deposition
- HSG polysilicon may be carried out in helium-diluted SiH 4 gas at 1.0 torr pressure and 550°C.
- the thickness of the HSG polysilicon layer 38 is preferably less than one-half of the runner-to-runner distance.
- the runners 36 are formed into individual storage electrodes 20 .
- CMP chemical-mechanical polishing
- other planarization methods are used to remove HSG from the top surfaces of the runners 36 , forming parallel storage electrode bars 58 , as can be seen in FIG. 7.
- a resist and mask are applied, and a directional etching process such as RIE is used to separate the storage electrode bars 58 into storage electrodes 20 , as shown in FIG. 8.
- Conventional processing is then performed to construct the remainder of the capacitor and to finish the array 10 .
- a capacitor dielectric layer is provided over the storage electrodes 20 .
- the dielectric layer is deposited with a thickness such that the capacitor openings are not completely filled.
- the dielectric layer preferably comprises an oxide-nitride-oxide (ONO) dielectric, although other materials are of course possible.
- a second conductive layer is then deposited over the dielectric layer.
- the second conductive layer is preferably composed of polysilicon.
- the second conductive layer also forms the interconnection lines between the second electrodes of the capacitors.
- the second electrode is the electrode of the capacitor that is connected to the reference voltage as discussed in connection with FIG. 1. In this manner, active areas 28 are also electrically isolated (without the influence of the gate).
- a damascene or other inter-metal backend process then completes the remaining circuit elements, thereby forming the DRAM of the preferred embodiments.
- FIGS. 9 through 15 a second embodiment of the capacitor storage electrode array 110 of the present invention is shown in FIG. 9.
- the capacitor storage electrode array 110 is comprised of a plurality of storage electrodes 120 associated with access field effect transistors (FETS) 22 on a semiconductor wafer 24 .
- FETS access field effect transistors
- Each storage electrode 120 and its associated access FET 22 corresponds to a memory cell 126 suitable for use in a DRAM or other memory array.
- the wafer 24 comprises a bulk semiconductor substrate having an electrically conductive diffusion region 28 , with word lines 30 , and bit lines (not shown) formed therein, as can be seen by referring to FIG. 9.
- the structure shown in FIG. 9 is also a buried bit line structure, in which the capacitor storage electrode array 110 is formed over the bit lines.
- Each storage electrode 120 is connected to diffusion regions 28 via a polysilicon plug 34 , and to the bit line via a polysilicon plug 42 .
- the storage electrodes 120 comprise conductive polysilicon runners 136 , optionally coated with a layer of hemispherical-grain (HSG) polysilicon 38 or other conductive material.
- Oxide layers 44 , 46 serve to insulate active regions of the cell 126 from each other, and insulation layer 48 isolates the storage electrode 120 from the underlying active regions.
- the storage electrodes 120 are arranged in complementary pairs 140 arranged parallel to one another, as can best be seen in FIG. 9.
- Each complementary pair 140 of storage electrodes 120 relates to two cells 126 , 126 ′, with the storage electrode 120 of each cell extending over that cell's access FET 22 to partially or completely cover the access FET 22 ′ of the complementary cell as well.
- Each storage electrode 120 comprises one runner 136 , 136 ′, optionally coated with HSG polysilicon 38 , as shown in FIG. 9, resulting in a storage electrode 120 having a rectangular cross section.
- FIG. 9 depicts a storage electrode array 110 in which the storage electrodes 120 extend over the length of the related pair of cells. Each storage electrode has a perimeter of at least about 17F, where F is the minimum feature size. The storage electrodes 120 of FIG. 9 may be seen to cross over four word lines. An alternative structure (not shown) may be formed in which the storage electrodes of each cell extend only partially over the complementary cell, providing each storage electrode with a perimeter of between 12and 15F, where F is the minimum feature size. The alternative storage electrodes cross over at least three, but less than four word lines.
- the capacitor storage electrode array 110 is manufactured through a process described as follows, and illustrated by FIGS. 10 through 15. The process begins at a point in the DRAM manufacturing sequence that follows formation of field effect transistors, diffusion regions, word lines and bit lines on a semiconductor wafer 24 .
- formation of the storage electrode array 110 begins with deposition and subsequent etching of a conductive layer (not shown) to form a first set of runners 136 on top of the wafer 24 .
- the conductive layer may comprise any conductive material such as patterned polysilicon, amorphous silicon, polysilicon, or the like, but is preferably polysilicon.
- Sacrificial spacers 162 are then formed of silicon oxide or silicon nitride (Si 3 N 4 ) on the sides of the first set of runners 136 , as shown in FIG. 11. If silicon oxide is used, it may be deposited by CVD or grown, and if silicon nitride is used, it is first deposited by CVD and then subsequently directionally etched to remove it from the horizontal surfaces of the wafer 24 .
- a silicon layer is then deposited over the surface of the wafer 24 and subsequently etched to form a second set of runners 136 ′ on top of the wafer 24 and in between and parallel to the sacrificial spacers 162 .
- the sacrificial spacers 162 are then removed by a selective etching process, leaving the structure as shown in FIG. 13.
- a sacrificial molding layer technique as described for the first embodiment may be used to form the sets of runners 136 , 136 ′ in place of the process described above.
- a conductive layer 38 is then optionally deposited or formed on the inner and outer surfaces of the first and second sets of runners 136 , 136 ′.
- the conductive layer 38 may be formed of polysilicon, hemispherical-grain (HSG) polysilicon, titanium nitride, or the like, but is preferably HSG polysilicon.
- the HSG polysilicon layer 38 may be formed by low pressure chemical vapor deposition (LPCVD) of polysilicon under controlled pressure and temperature so that nucleation occurs. Deposition of HSG polysilicon may be carried out in helium-diluted SiH 4 gas at 1.0 torr pressure and 550°C.
- the thickness of the HSG polysilicon layer 38 is preferably less than one-half of the distance between each runner of the first set of runners 136 and each runner of the second set of runners 136 ′.
- Etch-back of the HSG polysilicon layer 38 is then performed by reactive ion etching using HBr gas without any etching masks, or by another suitable process. The resultant structure is shown in FIG. 14. Alternatively, without the optional HSG deposition, the process may proceed directly from FIG. 13 to FIG. 15, discussed below.
- the first and second sets of runners 136 , 136 ′ are then formed into individual storage electrodes 120 .
- a resist and mask are applied, and a directional etching process such as RIE is used to separate the runners 136 , 136 ′ into storage electrodes 120 , as shown in FIG. 15.
- Well established processing techniques including deposition of a capacitor dielectric layer and a top electrode, are then performed to construct the remainder of the capacitors and to complete the array.
Abstract
Description
- 1. This invention relates generally to semiconductor memory storage devices, and more particularly to the design of capacitor electrodes for use in integrated circuits.
- 2. Capacitors are used in a wide variety of semiconductor circuits. Because capacitors are of special importance in dynamic random access memory (DRAM) circuits, the invention will therefore be discussed in connection with DRAM circuits. However, the invention has broader applicability to any other memory circuits in which capacitors are used.
- 3. DRAM memory circuits are manufactured by replicating millions of identical circuit elements, known as DRAM cells, on a single semiconductor wafer. Each DRAM cell is an addressable location that can store one bit (binary digit) of data. In its most common form, a DRAM cell consists of two circuit components: a field effect transistor (FET) and a capacitor.
- 4.FIG. 1 illustrates a portion of a DRAM memory circuit containing two neighboring
DRAM cells 10. For each cell, thecapacitor 14 has two connections, located on opposite sides of thecapacitor 14. The first connection is to a reference voltage, which is typically one half of the internal operating voltage (the voltage corresponding to a logical “1”signal) of the circuit. The second connection is to the drain of the FET 12. The gate of the FET 12 is connected to theword line 18, and the source of the FET is connected to thebit line 16. This connection enables theword line 18 to control access to thecapacitor 14 by allowing or preventing a signal (a logic “0”or a logic “1”) on thebit line 16 to be written to or read from thecapacitor 14. - 5. The manufacturing of a DRAM cell includes the fabrication of a transistor, a capacitor, and three contacts: one each to the bit line, the word line, and the reference voltage. DRAM manufacturing is a highly competitive business. There is continuous pressure to decrease the size of individual cells and to increase memory cell density to allow more memory to be squeezed onto a single memory chip.
- 6. Because the capacitor in a memory cell usually occupies a large portion of the cell area, many efforts at achieving higher cell packing density focus on reducing the semiconductor area occupied by the capacitor. Maintaining or increasing capacitance of a capacitor as its relative area is decreased is necessary not only to maintain charge at the refresh rates used, but also to facilitate information detection and decrease soft errors resulting from alpha particles.
- 7. In order to minimize the area occupied by a capacitor and maximize capacitance, various storage cell designs have been developed, including planar capacitors, stacked capacitor (STC) cells, and trench capacitors. Planar capacitors are located next to the transistor, stacked capacitors are stacked or placed over the access transistor, and trench capacitors are formed in the wafer substrate beneath the transistor. Most large capacity DRAMs use stacked capacitors because of their greater capacitance, reliability, and ease of formation.
- 8. One widely used type of stacked capacitor is known as a container capacitor. Known container capacitors are in the shape of an upstanding tube having an oval or cylindrical shape when viewed from the top down. The wall of the tube consists of two plates of conductive material such as doped polycrystalline silicon (referred to herein as polysilicon) separated by a dielectric. The bottom end of the tube is closed. The outer wall is in contact with either the drain of the access transistor or a plug which itself is in contact with the drain. The other end of the tube is open (the tube is filled with an insulative material later in the fabrication process). The sidewall and closed end of the tube form a container, hence the name “container capacitor.”
- 9. In addition, methods of forming a rough surface on the storage electrode of a capacitor have been developed to increase the capacitance by increasing the surface area of the storage electrode. One of the most successful techniques for creating a rough surface is the formation of hemispherical-grain (HSG) polysilicon nodules on the surface of the storage electrode.
- 10. As memory cell density continues to increase, efficient use of space becomes ever more important. Therefore, what is needed is a capacitor that maximizes surface area without increasing the proportion of cell area occupied by the capacitor relative to the other cell components.
- 11. The present invention provides an improved storage electrode for a container capacitor formed to span more than one cell in length. The narrow, elongated capacitor has a larger perimeter, resulting in increased capacitor wall area and therefore increased capacitance over the typical capacitor, without increasing the amount of cell area occupied by the capacitor. Methods for forming the improved storage electrode capacitor are also disclosed.
- 12. Advantages and features of the present invention will be apparent from the following detailed description and drawings which illustrate preferred embodiments of the invention.
- 13.FIG. 1 is a circuit diagram of a portion of a conventional DRAM memory circuit;
- 14.FIG. 2A is a perspective view of one embodiment of a memory circuit according to the present invention showing a capacitor storage electrode;
- 15.FIG. 2B is a top view of the perspective view of FIG. 2A;
- 16.FIG. 3A is a top view of a known memory circuit showing a conventional capacitor storage electrode;
- 17.FIG. 3B is a side view of a cross section of the known memory circuit of FIG. 3A;
- 18.FIG. 4 is a perspective view of a portion of a semiconductor wafer at an early processing step according to one embodiment of the present invention;
- 19.FIG. 5 is a perspective view of a portion of a semiconductor wafer at a processing step subsequent to that shown in FIG. 4;
- 20.FIG. 6 is a perspective view of a portion of a semiconductor wafer at a processing step subsequent to that shown in FIG. 5;
- 21.FIG. 7 is a perspective view of a portion of a semiconductor wafer at a processing step subsequent to that shown in FIG. 6;
- 22.FIG. 8 is a perspective view of a portion of a semiconductor wafer at a processing step subsequent to that shown in FIG. 7;
- 23.FIG. 9 is a perspective view of a second embodiment of the present invention;
- 24.FIG. 10 is a perspective view of a portion of a semiconductor wafer at an early processing step according to the second embodiment of the present invention;
- 25.FIG. 11 is a perspective view of a portion of a semiconductor wafer at a processing step subsequent to that shown in FIG. 10;
- 26.FIG. 12 is a perspective view of a portion of a semiconductor wafer at a processing step subsequent to that shown in FIG. 11;
- 27.FIG. 13 is a perspective view of a portion of a semiconductor wafer at a processing step subsequent to that shown in FIG. 12;
- 28.FIG. 14 is a perspective view of a portion of a semiconductor wafer at a processing step subsequent to that shown in FIG. 13; and
- 29.FIG. 15 is a perspective view of a portion of a semiconductor wafer at a processing step subsequent to that shown in FIG. 14.
- 30. In the following detailed description, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that structural, logical and electrical changes may be made without departing from the spirit and scope of the present invention.
- 31. The terms wafer or substrate used in the following description include any semiconductor-based structure having an exposed silicon surface in which to form the structure of this invention. Wafer and substrate are to be understood as including silicon-on-insulator, doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures. Furthermore, when reference is made to a wafer or substrate in the following description, previous process steps may have been utilized to form regions/junctions in the base semiconductor structure or foundation.
- 32. Exemplary constructions of fabrication processes for container capacitors according to several embodiments of the present invention are described below. It is to be understood, however, that these processes are only a few examples of many possible processes. For example, the capacitor is formed over the bit-line in the following process, but the bit-line could also be formed over the capacitor. Variants in the masking and etching processes are also contemplated, as are variations in the structure that retain the spirit of the invention. The following detailed description is, therefore, not to be taken in a limiting sense.
- 33. Referring now to the drawings, where like elements are designated by like reference numerals, an embodiment of the capacitor
storage electrode array 10 of the present invention is shown in FIG. 2. The capacitorstorage electrode array 10 is comprised of a plurality ofstorage electrodes 20 associated with access field effect transistors (FETS) 22 on asemiconductor wafer 24. Eachstorage electrode 20 and its associatedaccess FET 22 correspond to amemory cell 26 suitable for use in a DRAM or other memory array. - 34. The
wafer 24 comprises a bulk semiconductor substrate having electricallyconductive diffusion regions 28, word lines 30, and bit lines (not shown) formed therein, as can be seen by referring to FIG. 2. The structure shown in FIGS. 2(a) and 2(b) is a buried bit line or capacitor-over-bit line structure, in which the capacitorstorage electrode array 10 is formed over the bit lines. - 35. Each
storage electrode 20 is connected to thediffusion region 28 via apolysilicon plug 34, and to the bit line via apolysilicon plug 42. Thestorage electrodes 20 compriseinsulative film runners 36 coated with a layer of hemispherical-grain (HSG)polysilicon 38 or another conductive layer. Thestorage electrodes 20 are arranged incomplementary pairs 40 parallel to one another, as can best be seen in FIG. 2(b). Eachcomplementary pair 40 ofstorage electrodes 20 relates to twocells storage electrode 20 of each cell extending over that cells accessFET 22 to partially or completely cover theaccess FET 22′ of thecomplementary cell 26′ as well. Eachstorage electrode 20 comprises tworunners 36 that are partially coated withHSG polysilicon 38, as shown in FIG. 2(a). Thestorage electrode 20 has a U-shaped cross section due to the shape of theHSG layer 38. Oxide layers 44, 46 serve to insulate active regions of thecell 26 from each other.Insulation layer 48 isolates thestorage electrode 20 from the underlying active regions. - 36.FIG. 2(b) depicts a
storage electrode array 10 in which thestorage electrodes 20 extend over the length of the related pair of cells. Eachstorage electrode 20 has a perimeter of well over 12F, preferably at least about 15 up to 18F, where F is the minimum feature size. Thestorage electrodes 20 of FIG. 2(b) may be seen to cross over four word lines. A variant structure in which thestorage electrodes 20 of eachcell 26 extend only partially over thecomplementary cell 26′, providing eachstorage electrode 20 with a perimeter in the range of about 12 to 15F, where F is the minimum feature size is also contemplated, but not shown. In such a variant structure thestorage electrodes 20 would cross over at least three word lines, but less than four word lines. - 37. Referring now to FIG. 3, depicting a known container capacitor storage electrode, the advantages of the present invention can be identified. The storage electrode of FIG. 3 has a perimeter of well under 12F, where F is the minimum feature size. However, referring now to FIGS. 2 and 3, it is evident that while both capacitor storage electrodes have a similar area, the storage electrode of FIG. 2 has a much greater perimeter than that of FIG. 3. The novel structure of the storage electrode of the embodiment depicted in FIG. 2 enables the storage electrode to maintain the same area as the known electrode while greatly increasing the perimeter of the capacitor and thereby increasing its container wall area and capacitance. This advantage is possible due to the shared length capacitors of the invention, wherein each capacitor storage node has a length which extends over its adjacent cell, and has a width which accommodates the extended length capacitor node of the adjacent cell.
- 38. The capacitor
storage electrode array 10 is manufactured through a process described as follows, and illustrated by FIGS. 4 through 8. The process begins at a point in the DRAM manufacturing sequence that follows formation of field effect transistors, diffusion regions, word lines and bit lines on asemiconductor wafer 24. - 39. As seen in FIG. 4, formation of the
storage electrode array 10 begins with deposition and subsequent etching of a sacrificial mold layer (not shown) on top of thewafer 24. The sacrificial mold layer may comprise borophosphosilicate glass (BPSG), silicon dioxide, or another substance that is selectively etchable. A “sacrificial” layer is one which is used only during fabrication and which will not be present in the final product. The mold layer may be deposited using well-established deposition techniques such as chemical vapor deposition (CVD). A resist and mask are applied, and photolithographic techniques are used to define areas to be etched-out. A directional etching process such as reactive ion etching (RIE) is used to etch through the mold layer to form parallel molding bars 50, resulting in the structure shown in FIG. 4. - 40. The next step is the formation of insulating
runners 36 on the sides of the molding bars 50, as seen in FIG. 4. The insulatingrunners 36 are formed by deposition of an insulating layer (not shown) of silicon nitride or silicon oxide on the sides of the molding bars 50, and by subsequent directional etching to shape therunners 36, and to leave the top surface of the molding bars 50 exposed. The resultantparallel runners 36 are shown most clearly in FIG. 4. - 41. The sacrificial molding bars 50 are then removed by an etching process, preferably with a wet etch that is selective for BPSG over silicon. The resultant structure is shown in FIG. 5. Referring now to FIG. 6, a
conductive layer 38 is then deposited or formed on the inner and outer surfaces of therunners 36. Theconductive layer 38 may be formed of polysilicon, hemispherical-grain (HSG) polysilicon, titanium nitride, or the like, but is preferably HSG polysilicon. TheHSG polysilicon layer 38 may be formed by low pressure chemical vapor deposition (LPCVD) of polysilicon under carefully controlled pressure and temperature so that nucleation occurs. Deposition of HSG polysilicon may be carried out in helium-diluted SiH4 gas at 1.0 torr pressure and 550°C. The thickness of theHSG polysilicon layer 38 is preferably less than one-half of the runner-to-runner distance. - 42. Referring now to FIGS. 7 and 8, the
runners 36 are formed intoindividual storage electrodes 20. First, chemical-mechanical polishing (CMP) or other planarization methods are used to remove HSG from the top surfaces of therunners 36, forming parallel storage electrode bars 58, as can be seen in FIG. 7. Then a resist and mask are applied, and a directional etching process such as RIE is used to separate the storage electrode bars 58 intostorage electrodes 20, as shown in FIG. 8. Conventional processing is then performed to construct the remainder of the capacitor and to finish thearray 10. For example, a capacitor dielectric layer is provided over thestorage electrodes 20. The dielectric layer is deposited with a thickness such that the capacitor openings are not completely filled. The dielectric layer preferably comprises an oxide-nitride-oxide (ONO) dielectric, although other materials are of course possible. A second conductive layer is then deposited over the dielectric layer. The second conductive layer is preferably composed of polysilicon. In addition to serving as the second or upper electrode of the capacitor, the second conductive layer also forms the interconnection lines between the second electrodes of the capacitors. The second electrode is the electrode of the capacitor that is connected to the reference voltage as discussed in connection with FIG. 1. In this manner,active areas 28 are also electrically isolated (without the influence of the gate). A damascene or other inter-metal backend process then completes the remaining circuit elements, thereby forming the DRAM of the preferred embodiments. - 43. Referring now to FIGS. 9 through 15, a second embodiment of the capacitor
storage electrode array 110 of the present invention is shown in FIG. 9. The capacitorstorage electrode array 110 is comprised of a plurality ofstorage electrodes 120 associated with access field effect transistors (FETS) 22 on asemiconductor wafer 24. Eachstorage electrode 120 and its associatedaccess FET 22 corresponds to amemory cell 126 suitable for use in a DRAM or other memory array. - 44. The
wafer 24 comprises a bulk semiconductor substrate having an electricallyconductive diffusion region 28, withword lines 30, and bit lines (not shown) formed therein, as can be seen by referring to FIG. 9. The structure shown in FIG. 9 is also a buried bit line structure, in which the capacitorstorage electrode array 110 is formed over the bit lines. - 45. Each
storage electrode 120 is connected todiffusion regions 28 via apolysilicon plug 34, and to the bit line via apolysilicon plug 42. Thestorage electrodes 120 compriseconductive polysilicon runners 136, optionally coated with a layer of hemispherical-grain (HSG)polysilicon 38 or other conductive material. Oxide layers 44, 46 serve to insulate active regions of thecell 126 from each other, andinsulation layer 48 isolates thestorage electrode 120 from the underlying active regions. Thestorage electrodes 120 are arranged incomplementary pairs 140 arranged parallel to one another, as can best be seen in FIG. 9. Eachcomplementary pair 140 ofstorage electrodes 120 relates to twocells storage electrode 120 of each cell extending over that cell'saccess FET 22 to partially or completely cover theaccess FET 22′ of the complementary cell as well. Eachstorage electrode 120 comprises onerunner HSG polysilicon 38, as shown in FIG. 9, resulting in astorage electrode 120 having a rectangular cross section. - 46.FIG. 9 depicts a
storage electrode array 110 in which thestorage electrodes 120 extend over the length of the related pair of cells. Each storage electrode has a perimeter of at least about 17F, where F is the minimum feature size. Thestorage electrodes 120 of FIG. 9 may be seen to cross over four word lines. An alternative structure (not shown) may be formed in which the storage electrodes of each cell extend only partially over the complementary cell, providing each storage electrode with a perimeter of between 12and 15F, where F is the minimum feature size. The alternative storage electrodes cross over at least three, but less than four word lines. - 47. The capacitor
storage electrode array 110 is manufactured through a process described as follows, and illustrated by FIGS. 10 through 15. The process begins at a point in the DRAM manufacturing sequence that follows formation of field effect transistors, diffusion regions, word lines and bit lines on asemiconductor wafer 24. - 48. As seen in FIG. 10, formation of the
storage electrode array 110 begins with deposition and subsequent etching of a conductive layer (not shown) to form a first set ofrunners 136 on top of thewafer 24. The conductive layer may comprise any conductive material such as patterned polysilicon, amorphous silicon, polysilicon, or the like, but is preferably polysilicon. - 49.
Sacrificial spacers 162 are then formed of silicon oxide or silicon nitride (Si3N4) on the sides of the first set ofrunners 136, as shown in FIG. 11. If silicon oxide is used, it may be deposited by CVD or grown, and if silicon nitride is used, it is first deposited by CVD and then subsequently directionally etched to remove it from the horizontal surfaces of thewafer 24. - 50. Referring to FIG. 12, a silicon layer is then deposited over the surface of the
wafer 24 and subsequently etched to form a second set ofrunners 136′ on top of thewafer 24 and in between and parallel to thesacrificial spacers 162. Thesacrificial spacers 162 are then removed by a selective etching process, leaving the structure as shown in FIG. 13. Alternatively, a sacrificial molding layer technique as described for the first embodiment may be used to form the sets ofrunners - 51. Referring now to FIG. 14, a
conductive layer 38 is then optionally deposited or formed on the inner and outer surfaces of the first and second sets ofrunners conductive layer 38 may be formed of polysilicon, hemispherical-grain (HSG) polysilicon, titanium nitride, or the like, but is preferably HSG polysilicon. TheHSG polysilicon layer 38 may be formed by low pressure chemical vapor deposition (LPCVD) of polysilicon under controlled pressure and temperature so that nucleation occurs. Deposition of HSG polysilicon may be carried out in helium-diluted SiH4 gas at 1.0 torr pressure and 550°C. - 52. The thickness of the
HSG polysilicon layer 38 is preferably less than one-half of the distance between each runner of the first set ofrunners 136 and each runner of the second set ofrunners 136′. Etch-back of theHSG polysilicon layer 38 is then performed by reactive ion etching using HBr gas without any etching masks, or by another suitable process. The resultant structure is shown in FIG. 14. Alternatively, without the optional HSG deposition, the process may proceed directly from FIG. 13 to FIG. 15, discussed below. - 53. Referring now to FIG. 15, the first and second sets of
runners individual storage electrodes 120. A resist and mask are applied, and a directional etching process such as RIE is used to separate therunners storage electrodes 120, as shown in FIG. 15. Well established processing techniques, including deposition of a capacitor dielectric layer and a top electrode, are then performed to construct the remainder of the capacitors and to complete the array. - 54. The above description and drawings illustrate preferred embodiments which achieve the objects, features and advantages of the present invention. It is not intended that the present invention be limited to the illustrated embodiments. Any modification of the present invention which comes within the spirit and scope of the following claims should be considered part of the present invention.
Claims (42)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/729,848 US6373084B2 (en) | 1998-06-19 | 2000-12-06 | Shared length cell for improved capacitance |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/099,765 US6025624A (en) | 1998-06-19 | 1998-06-19 | Shared length cell for improved capacitance |
US09/436,213 US6180452B1 (en) | 1998-06-19 | 1999-11-09 | Shared length cell for improved capacitance |
US09/729,848 US6373084B2 (en) | 1998-06-19 | 2000-12-06 | Shared length cell for improved capacitance |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/436,213 Continuation US6180452B1 (en) | 1998-06-19 | 1999-11-09 | Shared length cell for improved capacitance |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010000492A1 true US20010000492A1 (en) | 2001-04-26 |
US6373084B2 US6373084B2 (en) | 2002-04-16 |
Family
ID=22276514
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/099,765 Expired - Lifetime US6025624A (en) | 1998-06-19 | 1998-06-19 | Shared length cell for improved capacitance |
US09/436,213 Expired - Lifetime US6180452B1 (en) | 1998-06-19 | 1999-11-09 | Shared length cell for improved capacitance |
US09/729,848 Expired - Lifetime US6373084B2 (en) | 1998-06-19 | 2000-12-06 | Shared length cell for improved capacitance |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/099,765 Expired - Lifetime US6025624A (en) | 1998-06-19 | 1998-06-19 | Shared length cell for improved capacitance |
US09/436,213 Expired - Lifetime US6180452B1 (en) | 1998-06-19 | 1999-11-09 | Shared length cell for improved capacitance |
Country Status (1)
Country | Link |
---|---|
US (3) | US6025624A (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030134466A1 (en) * | 2001-03-29 | 2003-07-17 | Er-Xuan Ping | Methods of forming nitrogen-containing masses, silicon nitride layers, and capacitor constructions |
US20050243597A1 (en) * | 2004-04-29 | 2005-11-03 | Zettacore, Inc. | Systems, tools and methods for production of molecular memory |
US20060289914A1 (en) * | 2005-06-27 | 2006-12-28 | Micron Technology, Inc. | Semiconductor constructions, memory cells, DRAM arrays, electronic systems; methods of forming semiconductor constructions; and methods of forming DRAM arrays |
WO2008087498A1 (en) * | 2007-01-17 | 2008-07-24 | Stmicroelectronics Crolles 2 Sas | Dram stacked capacitor and its manufacturing method using cmp |
US20080219041A1 (en) * | 2004-01-28 | 2008-09-11 | Kuhr Werner G | Processing Systems and Methods for Molecular Memory |
US20100193853A1 (en) * | 2009-02-04 | 2010-08-05 | Micron Technology, Inc. | Semiconductor devices and structures including at least partially formed container capacitors and methods of forming the same |
US20130207233A1 (en) * | 2010-04-14 | 2013-08-15 | Semiconductor Manufacturing International (Shanghai) Corporation | Method and device for a dram capacitor having low depletion ratio |
US9716095B2 (en) | 2014-01-29 | 2017-07-25 | Samsung Electronics Co., Ltd. | Semiconductor memory devices with multi-level contact structures |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6218237B1 (en) | 1996-01-03 | 2001-04-17 | Micron Technology, Inc. | Method of forming a capacitor |
JP2000049306A (en) * | 1998-07-29 | 2000-02-18 | Hitachi Ltd | Semiconductor device and its manufacture |
US6380628B2 (en) * | 1999-08-18 | 2002-04-30 | International Business Machines Corporation | Microstructure liner having improved adhesion |
US6331379B1 (en) * | 1999-09-01 | 2001-12-18 | Micron Technology, Inc. | Photo-lithography process using multiple anti-reflective coatings |
JP2001102546A (en) * | 1999-10-01 | 2001-04-13 | Nec Corp | Semiconductor memory and manufacturing method therefor |
KR100338110B1 (en) * | 1999-11-09 | 2002-05-24 | 박종섭 | Method of manufacturing a capacitor in a semiconductor device |
KR100389926B1 (en) * | 2001-03-28 | 2003-07-04 | 삼성전자주식회사 | Method of manufacturing semiconductor device including storage node of capacitor |
US6410955B1 (en) * | 2001-04-19 | 2002-06-25 | Micron Technology, Inc. | Comb-shaped capacitor for use in integrated circuits |
US6888217B2 (en) * | 2001-08-30 | 2005-05-03 | Micron Technology, Inc. | Capacitor for use in an integrated circuit |
US6653199B2 (en) * | 2001-10-09 | 2003-11-25 | Micron Technology, Inc. | Method of forming inside rough and outside smooth HSG electrodes and capacitor structure |
KR100475074B1 (en) * | 2002-05-16 | 2005-03-10 | 삼성전자주식회사 | Manufacturing method of storage node of capacitor for semiconductor device |
KR100434506B1 (en) * | 2002-06-27 | 2004-06-05 | 삼성전자주식회사 | Semiconductor memory device and method for manufacturing the same |
GB2410375B (en) * | 2002-06-27 | 2005-11-30 | Samsung Electronics Co Ltd | Semiconductor memory devices and methods for manufacturing the same using sidewall spacers |
US6914286B2 (en) * | 2002-06-27 | 2005-07-05 | Samsung Electronics Co., Ltd. | Semiconductor memory devices using sidewall spacers |
US7109089B2 (en) * | 2004-02-27 | 2006-09-19 | Micron Technology, Inc. | Semiconductor fabrication using a collar |
EP3714771A1 (en) | 2008-10-01 | 2020-09-30 | Inspire Medical Systems, Inc. | System for treating sleep apnea transvenously |
WO2010117810A1 (en) | 2009-03-31 | 2010-10-14 | Inspire Medical Systems, Inc. | Percutaneous access for systems of treating sleep-related disordered breathing |
US20150039045A1 (en) | 2011-08-11 | 2015-02-05 | Inspire Medical Systems, Inc. | Method and system for applying stimulation in treating sleep disordered breathing |
KR101883380B1 (en) * | 2011-12-26 | 2018-07-31 | 삼성전자주식회사 | Semiconductor device having capacitors |
CN113908438A (en) | 2015-03-19 | 2022-01-11 | 启迪医疗仪器公司 | Stimulation for treating sleep disordered breathing |
US11825645B2 (en) | 2020-06-04 | 2023-11-21 | Etron Technology, Inc. | Memory cell structure |
EP4191671A1 (en) * | 2021-12-03 | 2023-06-07 | Etron Technology, Inc. | Memory cell structure |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR940007650B1 (en) * | 1990-04-02 | 1994-08-22 | 마쯔시다덴기산교 가부시기가이샤 | Semiconductor memory device and fabricating method thereof |
DK0586559T3 (en) * | 1991-05-21 | 1996-07-22 | Univ Brown Res Found | Hollow fibers and apparatus for use in their manufacture |
US5262662A (en) * | 1991-10-31 | 1993-11-16 | Micron Technology, Inc. | Storage node capacitor having tungsten and etched tin storage node capacitor plate |
US5391511A (en) * | 1992-02-19 | 1995-02-21 | Micron Technology, Inc. | Semiconductor processing method of producing an isolated polysilicon lined cavity and a method of forming a capacitor |
US5270241A (en) * | 1992-03-13 | 1993-12-14 | Micron Technology, Inc. | Optimized container stacked capacitor DRAM cell utilizing sacrificial oxide deposition and chemical mechanical polishing |
KR960005251B1 (en) * | 1992-10-29 | 1996-04-23 | 삼성전자주식회사 | Manufacture of memory device |
US5563089A (en) * | 1994-07-20 | 1996-10-08 | Micron Technology, Inc. | Method of forming a bit line over capacitor array of memory cells and an array of bit line over capacitor array of memory cells |
US5401681A (en) * | 1993-02-12 | 1995-03-28 | Micron Technology, Inc. | Method of forming a bit line over capacitor array of memory cells |
US5278091A (en) * | 1993-05-04 | 1994-01-11 | Micron Semiconductor, Inc. | Process to manufacture crown stacked capacitor structures with HSG-rugged polysilicon on all sides of the storage node |
KR970009053B1 (en) * | 1993-12-27 | 1997-06-03 | Hyundai Electronics Ind | Manufacturing method of semiconductor device |
US5696014A (en) * | 1994-03-11 | 1997-12-09 | Micron Semiconductor, Inc. | Method for increasing capacitance of an HSG rugged capacitor using a phosphine rich oxidation and subsequent wet etch |
US5488011A (en) * | 1994-11-08 | 1996-01-30 | Micron Technology, Inc. | Method of forming contact areas between vertical conductors |
US5597756A (en) * | 1995-06-21 | 1997-01-28 | Micron Technology, Inc. | Process for fabricating a cup-shaped DRAM capacitor using a multi-layer partly-sacrificial stack |
US5661064A (en) * | 1995-11-13 | 1997-08-26 | Micron Technology, Inc. | Method of forming a capacitor having container members |
KR100200299B1 (en) * | 1995-11-30 | 1999-06-15 | 김영환 | Method for manufacturing capacitor of semiconductor device |
JPH09321245A (en) * | 1996-05-30 | 1997-12-12 | Hitachi Ltd | Semiconductor integrated circuit device and manufacture thereof |
US5998256A (en) * | 1996-11-01 | 1999-12-07 | Micron Technology, Inc. | Semiconductor processing methods of forming devices on a substrate, forming device arrays on a substrate, forming conductive lines on a substrate, and forming capacitor arrays on a substrate, and integrated circuitry |
US5904521A (en) * | 1997-08-28 | 1999-05-18 | Vanguard International Semiconductor Corporation | Method of forming a dynamic random access memory |
TW345741B (en) * | 1997-11-25 | 1998-11-21 | United Microelectronics Corp | Process for producing a capacitor for DRAM |
US5998259A (en) * | 1998-03-20 | 1999-12-07 | United Semiconductor Corp. | Method of fabricating dual cylindrical capacitor |
US5930625A (en) * | 1998-04-24 | 1999-07-27 | Vanguard International Semiconductor Corporation | Method for fabricating a stacked, or crown shaped, capacitor structure |
TW420871B (en) * | 1999-01-08 | 2001-02-01 | Taiwan Semiconductor Mfg | Process for improving the characteristics of stack capacitors |
-
1998
- 1998-06-19 US US09/099,765 patent/US6025624A/en not_active Expired - Lifetime
-
1999
- 1999-11-09 US US09/436,213 patent/US6180452B1/en not_active Expired - Lifetime
-
2000
- 2000-12-06 US US09/729,848 patent/US6373084B2/en not_active Expired - Lifetime
Cited By (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7244648B2 (en) | 2001-03-29 | 2007-07-17 | Micron Technology, Inc. | Methods of forming semiconductor constructions |
US20030134466A1 (en) * | 2001-03-29 | 2003-07-17 | Er-Xuan Ping | Methods of forming nitrogen-containing masses, silicon nitride layers, and capacitor constructions |
US6967134B2 (en) * | 2001-03-29 | 2005-11-22 | Micron Technology, Inc. | Methods of forming nitrogen-containing masses, silicon nitride layers, and capacitor constructions |
US20060001066A1 (en) * | 2001-03-29 | 2006-01-05 | Er-Xuan Ping | Semiconductor Constructions |
US7012294B2 (en) | 2001-03-29 | 2006-03-14 | Micron Technology, Inc. | Semiconductor constructions |
US20060205142A1 (en) * | 2001-03-29 | 2006-09-14 | Micron Technology, Inc. | Methods of forming semiconductor constructions |
US20080219041A1 (en) * | 2004-01-28 | 2008-09-11 | Kuhr Werner G | Processing Systems and Methods for Molecular Memory |
US7799598B2 (en) | 2004-01-28 | 2010-09-21 | Zettacore, Inc. | Processing systems and methods for molecular memory |
US7695756B2 (en) * | 2004-04-29 | 2010-04-13 | Zettacore, Inc. | Systems, tools and methods for production of molecular memory |
US20050243597A1 (en) * | 2004-04-29 | 2005-11-03 | Zettacore, Inc. | Systems, tools and methods for production of molecular memory |
US7459362B2 (en) * | 2005-06-27 | 2008-12-02 | Micron Technology, Inc. | Methods of forming DRAM arrays |
US7573088B2 (en) * | 2005-06-27 | 2009-08-11 | Micron Technology, Inc. | DRAM array and electronic system |
US20060289914A1 (en) * | 2005-06-27 | 2006-12-28 | Micron Technology, Inc. | Semiconductor constructions, memory cells, DRAM arrays, electronic systems; methods of forming semiconductor constructions; and methods of forming DRAM arrays |
US20070181929A1 (en) * | 2005-06-27 | 2007-08-09 | Micron Technology, Inc. | Semiconductor Constructions, Memory Cells, DRAM Arrays, Electronic Systems; Methods of Forming Semiconductor Constructions; and Methods of Forming DRAM Arrays |
WO2008087498A1 (en) * | 2007-01-17 | 2008-07-24 | Stmicroelectronics Crolles 2 Sas | Dram stacked capacitor and its manufacturing method using cmp |
US20100193853A1 (en) * | 2009-02-04 | 2010-08-05 | Micron Technology, Inc. | Semiconductor devices and structures including at least partially formed container capacitors and methods of forming the same |
US8058126B2 (en) | 2009-02-04 | 2011-11-15 | Micron Technology, Inc. | Semiconductor devices and structures including at least partially formed container capacitors and methods of forming the same |
US8692305B2 (en) | 2009-02-04 | 2014-04-08 | Micron Technology, Inc. | Semiconductor devices and structures including at least partially formed container capacitors |
US20130207233A1 (en) * | 2010-04-14 | 2013-08-15 | Semiconductor Manufacturing International (Shanghai) Corporation | Method and device for a dram capacitor having low depletion ratio |
US8742542B2 (en) * | 2010-04-14 | 2014-06-03 | Semiconductor Manufacturing International (Shanghai) Corporation | Method and device for a dram capacitor having low depletion ratio |
US9716095B2 (en) | 2014-01-29 | 2017-07-25 | Samsung Electronics Co., Ltd. | Semiconductor memory devices with multi-level contact structures |
Also Published As
Publication number | Publication date |
---|---|
US6025624A (en) | 2000-02-15 |
US6373084B2 (en) | 2002-04-16 |
US6180452B1 (en) | 2001-01-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6025624A (en) | Shared length cell for improved capacitance | |
US5270241A (en) | Optimized container stacked capacitor DRAM cell utilizing sacrificial oxide deposition and chemical mechanical polishing | |
US5162248A (en) | Optimized container stacked capacitor DRAM cell utilizing sacrificial oxide deposition and chemical mechanical polishing | |
US6693015B2 (en) | Method for improved processing and etchback of a container capacitor | |
US6410385B2 (en) | ROM-embedded-DRAM | |
US5789289A (en) | Method for fabricating vertical fin capacitor structures | |
US5793077A (en) | DRAM trench capacitor with recessed pillar | |
US5854105A (en) | Method for making dynamic random access memory cells having double-crown stacked capacitors with center posts | |
US5444005A (en) | Method for manufacturing a capacitor of a semiconductor memory device | |
US5721154A (en) | Method for fabricating a four fin capacitor structure | |
US20030098481A1 (en) | Capacitor array structure for semiconductor devices | |
US6599799B2 (en) | Double sided container capacitor for DRAM cell array and method of forming same | |
US5280444A (en) | Dram comprising stacked-type capacitor having vertically protruding part and method of manufacturing the same | |
US20020053694A1 (en) | Method of forming a memory cell with self-aligned contacts | |
US5668036A (en) | Fabrication method of the post structure of the cell for high density DRAM | |
US6097055A (en) | Capacitor and method for fabricating the same | |
US6190989B1 (en) | Method for patterning cavities and enhanced cavity shapes for semiconductor devices | |
US6391709B1 (en) | Enhanced capacitor shape | |
US6207498B1 (en) | Method of fabricating a coronary-type capacitor in an integrated circuit | |
US5807775A (en) | Method for forming a double walled cylindrical capacitor for a DRAM | |
US6822848B2 (en) | Dynamic random access memory (DRAM) circuitry | |
US5814526A (en) | Method of forming a DRAM stacked capacitor with a two step ladder storage node | |
US5710074A (en) | Increased surface area of an STC structure via the use of a storage node electrode comprised of polysilicon mesas and polysilicon sidewall spacers | |
KR100318684B1 (en) | Method of manufacturing capacitor in semiconductor device | |
USRE39665E1 (en) | Optimized container stacked capacitor DRAM cell utilizing sacrificial oxide deposition and chemical mechanical polishing |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: MOSAID TECHNOLOGIES INCORPORATED, CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023438/0614 Effective date: 20090609 |
|
AS | Assignment |
Owner name: ROYAL BANK OF CANADA, CANADA Free format text: U.S. INTELLECTUAL PROPERTY SECURITY AGREEMENT (FOR NON-U.S. GRANTORS) - SHORT FORM;ASSIGNORS:658276 N.B. LTD.;658868 N.B. INC.;MOSAID TECHNOLOGIES INCORPORATED;REEL/FRAME:027512/0196 Effective date: 20111223 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., Free format text: CHANGE OF NAME;ASSIGNOR:MOSAID TECHNOLOGIES INCORPORATED;REEL/FRAME:032439/0638 Effective date: 20140101 |
|
AS | Assignment |
Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:033484/0344 Effective date: 20140611 Owner name: CONVERSANT IP N.B. 868 INC., CANADA Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:033484/0344 Effective date: 20140611 Owner name: CONVERSANT IP N.B. 276 INC., CANADA Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:033484/0344 Effective date: 20140611 |
|
AS | Assignment |
Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., CANADA Free format text: CHANGE OF ADDRESS;ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033678/0096 Effective date: 20140820 Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., Free format text: CHANGE OF ADDRESS;ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033678/0096 Effective date: 20140820 |
|
AS | Assignment |
Owner name: ROYAL BANK OF CANADA, AS LENDER, CANADA Free format text: U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033706/0367 Effective date: 20140611 Owner name: CPPIB CREDIT INVESTMENTS INC., AS LENDER, CANADA Free format text: U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033706/0367 Effective date: 20140611 |
|
AS | Assignment |
Owner name: CPPIB CREDIT INVESTMENTS, INC., CANADA Free format text: AMENDED AND RESTATED U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:046900/0136 Effective date: 20180731 |
|
AS | Assignment |
Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., CANADA Free format text: RELEASE OF U.S. PATENT AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:ROYAL BANK OF CANADA, AS LENDER;REEL/FRAME:047645/0424 Effective date: 20180731 Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., Free format text: RELEASE OF U.S. PATENT AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:ROYAL BANK OF CANADA, AS LENDER;REEL/FRAME:047645/0424 Effective date: 20180731 |
|
AS | Assignment |
Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., CANADA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CPPIB CREDIT INVESTMENTS INC.;REEL/FRAME:054387/0186 Effective date: 20201028 |