US20010003372A1 - Semiconductor package structure having universal lead frame and heat sink - Google Patents

Semiconductor package structure having universal lead frame and heat sink Download PDF

Info

Publication number
US20010003372A1
US20010003372A1 US09/490,724 US49072400A US2001003372A1 US 20010003372 A1 US20010003372 A1 US 20010003372A1 US 49072400 A US49072400 A US 49072400A US 2001003372 A1 US2001003372 A1 US 2001003372A1
Authority
US
United States
Prior art keywords
heat sink
leads
chip
lead frame
semiconductor package
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/490,724
Other versions
US6271581B2 (en
Inventor
Chien-Ping Huang
Wei-Chen Tseng
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siliconware Precision Industries Co Ltd
Original Assignee
Siliconware Precision Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siliconware Precision Industries Co Ltd filed Critical Siliconware Precision Industries Co Ltd
Assigned to SILICONWARE PRECISION INDUSTRIES CO., LTD. reassignment SILICONWARE PRECISION INDUSTRIES CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HUANG, CHIEN-PING, TSENG, WEI-CHEN
Publication of US20010003372A1 publication Critical patent/US20010003372A1/en
Application granted granted Critical
Publication of US6271581B2 publication Critical patent/US6271581B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334—Auxiliary members in encapsulations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/4826—Connecting between the body and an opposite side of the item with respect to the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Definitions

  • This invention relates to semiconductor package structure, and more particularly to a semiconductor package structure having universal lead frame and heat sink.
  • the semiconductor packaging being the last stage of manufacturing process of integrated circuit products, is used for providing a medium of electrical connection between a chip and a printed circuit board (PCB) or other appropriate devices and is also used to protect the chip.
  • PCB printed circuit board
  • the integrated circuit is encapsulated in a package, then the package is bonded to the printed circuit board or a substrate.
  • the conventional way of heat dissipation is to let the heat dissipate by means of the heat conduction through the molding compound, but the molding compound universally used is not a good thermally conductive material.
  • the heat-dissipating effect of heat dissipation method provided by the conventional package is very limited.
  • FIG. 1A is a cross-sectional view of a semiconductor package according to the prior art.
  • a semiconductor package is constructed on a leaf frame 106 .
  • the package comprises a die pad 102 having a top surface 104 , and a plurality of leads 108 .
  • the leads 108 are attached on the top surface 104 and are disposed at the periphery of the die pad 102 .
  • a chip 100 a mounted on the top surface 104 of the die pad 102 is electrically connected to the leads 108 by bonding wires 110 a.
  • FIG. 1B is a schematic cross-sectional view of the semiconductor according to the prior art when the chip is shrunk.
  • a chip 100 b mounted on the top surface 104 of the die pad 102 is electrically connected to the leads 108 by bonding wires 110 b.
  • the required bonding wires become longer from 100 a to 100 b. This is due to the fact that the space between the chip 100 b and the leads 108 in FIG. 1B is larger than the space between the chip 100 a and the leads 108 in FIG.
  • the length increase of bonding wires not only increases the manufacturing cost but also affects the electrical performance of the package. Moreover, the encapsulating process can cause the “Wire Sweep” or even the “Wire Cross” of the relatively long bonding wire that results in unnecessary “Short Circuit”.
  • the objective of the present invention to provide a semiconductor package structure having universal lead frame and heat sink to accommodate different sizes of the chip.
  • the packaging process can be performed without making any changes in the design and manufacturing of new lead frames, in other word, the original lead frames still hold good.
  • the bonding wire electrically connecting the chip and the leads of the lead frame is the shortest one, thereby, it can enhance the electrical performance and the reliability of the overall package.
  • there is a heat sink in the package that can dissipate the heat generated, and the heat sink is employed to substitute for the die pad for chip mounting.
  • the heat sink can be exposed to directly contact the outside elements to facilitate the package to transfer the heat out, thereby, two kinds of this type of packages are available, i.e., Die pad Heat Sink (DPH) structures and Exposed Die Pad Heat Sinks (EDPH).
  • DPH Die pad Heat Sink
  • EDPH Exposed Die Pad Heat Sinks
  • the present invention provides a semiconductor package structure having universal lead frame and heat sink.
  • the semiconductor package structure comprises a chip, a lead frame, a heat sink, a bonding wire, and a molding compound.
  • the leads of the lead frame approaches toward the center portion of the lead frame in order to adapt to various sizes of the chip.
  • the heat sink is mounted on and connected to the leads of the lead frame, and the periphery of the heat sink overlaps the front end of the leads wherein the dimension of the heat sink is not smaller than the size of the chip.
  • the chip is mounted on the heat sink that is also functioned as die pad.
  • the chip is electrically connected to the leads by a bonding wire that is designed to be the shortest.
  • An “electrically insulative, and thermally conductive” layer is employed for bonding the heat sink to the lead frame.
  • a molding compound is employed to encapsulate the chip, a portion or the whole piece of the heat sink, the leads of the lead frame.
  • FIG. 1A is a schematic cross-sectional view of a semiconductor package according to the prior art.
  • FIG. 1B is a schematic cross-sectional view of the semiconductor according to the prior art when the chip is shrunk.
  • FIG. 2A is a schematic cross-sectional view of a semiconductor package having universal lead frame and heat sink of the first preferred embodiment according to the present invention.
  • FIG. 2B is a schematic cross-sectional view of a semiconductor package having universal lead frame and heat sink of the first preferred embodiment when the chip is shrunk according to the present invention.
  • FIG. 3A is a schematic cross-sectional view of a semiconductor package having universal lead frame and heat sink of the second preferred embodiment according to the present invention.
  • FIG. 3B is a schematic cross-sectional view of a semiconductor package having universal lead frame and heat sink and having the EDPH structure of the second preferred embodiment according to the present invention.
  • FIG. 3C is a schematic cross-sectional view of another semiconductor package having universal lead frame and heat sink, and having the DPH and heat spreader structure of the second preferred embodiment according to the present invention.
  • FIG. 4 is a schematic cross-sectional view of a semiconductor package having universal lead frame and heat sink of the third preferred embodiment according to the present invention.
  • FIG. 2A Shown in FIG. 2A is a schematic cross-sectional view of a semiconductor package having universal lead frame and heat sink of the first preferred embodiment according to the present invention.
  • a semiconductor package 200 a is constructed on a lead frame 210 .
  • the package 200 a comprises a heat sink 204 a and a plurality of leads 212 .
  • the heat sink 204 a that is functioned as a die pad has a first surface 206 a and a second surface 208 a.
  • the leads 212 are designed to be long enough to be approached to the center of the lead frame 210 in order to be attached on by the heat sink 204 a.
  • the heat sink 204 a can have its second surface 208 a mounted at the inner periphery of the lead frame 210 and on the top surface of the leads 212 by an adhesive 218 a.
  • the material of the heat sink 204 a is aluminum or copper while that of the adhesive 218 a is “an electrically insulative and thermally conductive paste”.
  • a chip 202 a that is mounted on the heat sink 204 a is electrically connected to the leads 212 with the bonding wires 214 a by Wire Bonding method for instance.
  • the material of the bonding wires 214 a is gold wire, aluminum wire etc.
  • a molding compound 220 is employed to encapsulate the chip 202 a, the heat sink 204 a, the bonding wires 214 a and the leads 212 to accomplish a package 200 a.
  • the preferred material for the molding compound 220 is an electrically insulative molding compound such as Resin, Epoxy etc.
  • the heat sink 204 a in the first embodiment of the present invention is functioned as a die pad, in other word, the package 200 a is a kind of “Die Pad Heat Sink” (DPH) structure.
  • DPH Die Pad Heat Sink
  • the heat generated in the chip 202 a is dissipated through a path of the heat sink 204 a, the adhesive 218 a, and the leads 212 of the lead frame 210 to be transferred out of the package 200 a.
  • the dimension of the die pad which is the heat sink 204 a in the present invention, is designed to be larger than the dimension of the chip 202 a.
  • the bonding wire 214 a is designed to be the shortest one connected between the chip 202 a and the lead 212 .
  • the lead 212 is disposed in a way such that the leads 212 is approached sufficiently toward the center of the lead frame 210 to be overlapped with the length of the chip 202 a.
  • the leads 212 and the chip 202 a are on the distinct sides of the heat sink 204 a to enable this overlapping.
  • FIG. 2B Shown in FIG. 2B is a schematic cross-sectional view of a semiconductor package having universal lead frame and heat sink of the first preferred embodiment when the dimension of the chip is shrunk according to the present invention.
  • a semiconductor package 200 b is constructed on a lead frame 210 .
  • the package 200 b comprises a heat sink 204 b and a plurality of leads 212 .
  • the heat sink 204 b that is functioned as a die pad has a first surface 206 b and a second surface 208 b.
  • Shown in FIG. 2B is a package structure 200 b similar to the package structure 200 a of FIG. 2A.
  • the heat sink 204 b has its second surface 208 b mounted at the inner periphery of the lead frame 210 and on the top surface of the leads 212 by an adhesive 218 b.
  • the material of the heat sink 204 b is aluminum or copper while that of the adhesive 218 b is “an electrically insulative and thermally conductive paste”.
  • a chip 202 b that is mounted on the heat sink 204 b is electrically connected to the leads 212 with the bonding wires 214 b by Wire Bonding method, for instance.
  • the material of the bonding wires 214 b is gold wire, aluminum wire etc.
  • a molding compound 220 is employed to encapsulate the chip 202 b, the heat sink 204 b, the bonding wires 214 b and the leads 212 to accomplish a package 200 b.
  • the preferred material for the molding compound 220 is an electrically insulative molding compound such as Resin, Epoxy etc.
  • the length of the lead frame 210 is the same as that of the lead frame 210 shown in FIG. 2A, and the length of the bonding wires 214 b is also the same as that of the bonding wires 214 a in FIG. 2A.
  • the overlapped length that is, the overlapped length between the heat sink 204 b and the lead frame 210 in FIG. 2B is smaller than the overlapped length between the heat sink 204 a and the lead frame 210 in FIG. 2A.
  • the dimension of the chip is shrunk, all one has to do is use a relatively small dimension of the heat sink accordingly while still use the same lead frame and the same bonding wires.
  • FIG. 3A Shown in FIG. 3A is a schematic cross-sectional view of a semiconductor package having universal lead frame and heat sink of the second preferred embodiment according to the present invention.
  • a semiconductor package 300 a is constructed on a lead frame 312 .
  • the package 300 a comprises a heat sink 304 a and a plurality of leads 316 .
  • the heat sink 304 a that is functioned as a die pad has a first surface 306 and a second surface 308 .
  • the heat sink 304 a also has a projection 310 a added to the center portion of its second surface 308 and disposed at the opening center region of the lead frame 312 .
  • the leads 314 are designed to be long enough to be approached to the center of the lead frame 312 in order to be attached on by the heat sink 304 a.
  • the heat sink 304 a can have its second surface 308 mounted at the inner periphery of the lead frame 312 and on the top surface of the leads 314 by an adhesive 318 .
  • the material of the heat sink 304 a is aluminum or copper while that of the adhesive 318 is “an electrically insulative and thermally conductive paste”.
  • a chip 302 that is mounted on the heat sink 304 a is electrically connected to the leads 314 by the bonding wires 316 by Wire Bonding method for instance.
  • the material of the bonding wires 316 is gold wire, aluminum wire etc.
  • a molding compound 320 is employed to encapsulate the chip 302 , the heat sink 304 a, the bonding wires 316 and the leads 314 to accomplish a package 300 a. Since the package 300 a contains a heat sink 304 a that is functioned as a die pad as mentioned above, thereby, the package 300 a is a kind of Die Pad Heat Sink (DPH) structure.
  • the preferred material for the molding compound 320 is an electrically insulative molding compound such as Resin, Epoxy etc.
  • the heat generated in the chip 302 is dissipated through a path of the heat sink 304 a, the adhesive 318 , and the leads 314 of the lead frame 312 to be transferred out of the package 300 a.
  • the leads 314 and the chip 302 are on the opposite sides of the heat sink 304 a to enable the overlapping between the leads 314 and the chip 302 . This overlapping will enable the design of the bonding wires 316 to be the shortest one connected between the chip 302 and the lead 314 as mentioned before.
  • the heat sink 304 a functioned as a die pad has a projection structure 310 a added.
  • the heat sink 304 a together with the projection 310 a can increase the heat-dissipating area so as to provide a relatively better heat-dissipating effect.
  • the projection can be used to balance the mold flow during the encapsulating process, thus the packaging reliability can be enhanced by the use of “balanced mold flow” method.
  • FIG. 3B is a schematic cross-sectional view of another semiconductor package having universal lead frame and heat sink and having the EDPH structure of the second preferred embodiment according to the present invention.
  • the package structure 300 b in FIG. 3B is exactly the same as a package structure 300 a in FIG. 3A, and same element numbers are used except that the projection 310 b added is exposed.
  • An “exposed projection” 310 b is added to the heat sink 304 b at the center portion of its second surface 308 and is disposed at the opening center region of the lead frame 312 similar to the projection 310 a in FIG. 3A. The difference is that the projection 310 b as shown in FIG.
  • the package 300 b has its bottom surface expose to the bottom surface of the package 300 b, thereby, the package 300 b is a kind of “Exposed Die Pad Heat Sink” (EDPH) structure.
  • EDPH Exposed Die Pad Heat Sink
  • an extra heat-dissipating path is added to the package structure 300 b in FIG. 3B. That is, a path from the chip 302 through the heat sink 304 b, and the “exposed projection 310 b ”. Consequently, the heat-dissipating effect of the package 300 b can be enhanced further.
  • FIG. 3C is a schematic cross-sectional view of one other semiconductor package having universal lead frame and heat sink and having the EDPH structure of the second preferred embodiment according to the present invention.
  • the package structure 300 c in FIG. 3C is exactly the same as a package structure 300 a in FIG. 3A, and same element numbers are used except that a heat spreader 322 which has its bottom surface exposed is added to the bottom surface of the projection 310 a.
  • a heat spreader 322 which has its bottom surface exposed is added to the bottom surface of the projection 310 a.
  • an “exposed heat spreader” 322 is added to the projection 310 a at the opening center region of the lead frame 312 .
  • the heat spreader 322 has its bottom surface exposed at the bottom surface of the package 300 c.
  • FIG. 4 is a schematic cross-sectional view of one other semiconductor package having universal lead frame and heat sink of the third preferred embodiment according to the present invention.
  • This package structure is similar to the package structure of the first embodiment shown in FIG. 2.
  • a semiconductor package 400 is constructed on a lead frame 412 .
  • the package 400 comprises a heat sink 404 and a plurality of leads 414 .
  • the heat sink 404 that is functioned as a die pad has a first surface 406 and a second surface 408 .
  • the leads 414 are designed to be long enough to be approached to the center of the lead frame 412 in order to be attached on by the heat sink 404 .
  • the heat sink 404 can have its second surface 408 mounted at the inner periphery of the lead frame 412 and on the top surface of the leads 414 by an adhesive 418 .
  • the material of the heat sink 404 is aluminum or copper while that of the adhesive 418 is an “electrically insulative and thermally conductive paste”.
  • a chip 402 that is mounted on the heat sink 404 is electrically connected to the leads 414 with a plurality of bonding wires 416 by Wire Bonding method for instance.
  • the material of the bonding wires 416 is gold wire, aluminum wire etc.
  • a molding compound 420 is employed to encapsulate the chip 402 , the heat sink 404 , the bonding wires 416 and the leads 414 to accomplish a package 400 .
  • the preferred material for the molding compound 420 is an electrically insulative molding compound such as Resin, Epoxy etc.
  • the dimension of the heat sink is decreased from 204 a to 204 b accordingly. This is for the sake of keeping the length of the bonding wires 214 b and 214 a unchanged instead of increasing the wire length.
  • the bonding wires 214 b have to be increased to be greater than those of the bonding wires 214 a. This will enable the bonding wires 214 b to electrically connect the chip 202 b to the leads 212 . Consequently, the manufacturing cost will be high since the bonding wire is rather expensive.
  • FIG. 4 there is a way to cover both of the above-mentioned advantages.
  • a plurality of via holes 410 is disposed on the perimeter of the heat sink 404 at the locations where the bonding wires needed to be penetrated through for electrically connecting the chip 402 to the leads 414 . Therefore, when the dimension of the chip is decreased, the bonding wires 316 electrically connected between the chip 302 and the lead 314 are penetrated through the via holes 410 without making the dimension of the heat sink 404 shorter while the length of bonding wires can still keep the same.
  • an adhesive 418 is employed to bond the second surface 408 of the heat sink 404 to the leads 414 .
  • the preferred adhesive 418 is an “electrically insulative, and thermally conductive paste” etc.
  • the chip 402 , the heat sink 404 , the leads 414 of the lead frame 412 , bonding wire 416 , and a portion of the lead frame 412 are all encapsulated by a molding compound 420 .
  • the package of the present invention can make the length of the bonding wires the shortest one. Besides, when the dimension of the chip is shrunk, the same structural members, such as heat sink and lead frame, can still be used by changing only the location of the “via holes” on the heat sink.
  • the semiconductor package of the present invention comprise the following advantages:
  • the original lead frame can be used for performing packaging without redesign and remanufacturing new lead frames. All one has to do is to change the dimension of the heat sink. In this way, one can keep the length of the bonding wires unchanged and the shortest ones without shortening the dimension of the heat sink so as to enhance the electrical performance and reliability of the overall package.
  • the semiconductor package having universal lead frame and heat sink of the present invention has either a DPH structure or a EDPH structure. Therefore, the heat generated by the chip can be transferred out of the package through an effective heat path.
  • the heat path is passing through the heat sink functioned as die pad, the thermal conductive paste, the lead frame, and heat spreader etc. in order to enhance the heat-dissipating efficiency and the reliability of the device, and to prolong the service life of the device.

Abstract

A semiconductor package structure having universal lead frame and heat sink comprises a chip, a lead frame, a heat sink, a bonding wire, and a molding compound. The leads of the lead frame approaches toward the center portion of the lead frame in order to adapt to various sizes of the chip. The heat sink is mounted on and connected to the leads of the lead frame, and the periphery of the heat sink overlaps the front end of the leads wherein the dimension of the heat sink is not smaller than the size of the chip. The chip is disposed on the heat sink that is also functioned as die pad. The chip is electrically connected to the leads by a bonding wire that is designed to be the shortest. An “electrically insulative, and thermally conductive layer” is employed for bonding the heat sink to the lead frame. A molding compound is employed to encapsulate the chip, a portion or the whole piece of the heat sink, the leads of the lead frame, and the bonding wires that are electrically connected between the chip and the leads.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • This application claims the priority benefit of Taiwan application serial no. 88119455, filed Nov. 8, 1999. [0001]
    • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0002]
  • This invention relates to semiconductor package structure, and more particularly to a semiconductor package structure having universal lead frame and heat sink. [0003]
  • 2. Description of Related Art [0004]
  • In the semiconductor industry, the semiconductor packaging, being the last stage of manufacturing process of integrated circuit products, is used for providing a medium of electrical connection between a chip and a printed circuit board (PCB) or other appropriate devices and is also used to protect the chip. Generally, the integrated circuit is encapsulated in a package, then the package is bonded to the printed circuit board or a substrate. [0005]
  • It is the demand of the market makes the semiconductor industry grow very fast, and the level of integration of integrated circuit is getting higher than ever. Consequently, the number of input/output port is increasing, and the package is heading for developing the one with high density. Therefore, the design and fabrication of a die pad used for mounting the chip while performing packaging, and of a printed circuit board or a substrate such as a circuit carrier for the connection of electronic parts needs to be improved. As the speed of calculating process is getting higher and higher, the power consumed and the heat generated is also getting higher and higher. The heat generated after the chip is packaged is not easy to spread away. The conventional way of heat dissipation is to let the heat dissipate by means of the heat conduction through the molding compound, but the molding compound universally used is not a good thermally conductive material. For all of the above-mentioned reasons, the heat-dissipating effect of heat dissipation method provided by the conventional package is very limited. [0006]
  • FIG. 1A is a cross-sectional view of a semiconductor package according to the prior art. As shown in FIG. 1A, a semiconductor package is constructed on a [0007] leaf frame 106. The package comprises a die pad 102 having a top surface 104, and a plurality of leads 108. The leads 108 are attached on the top surface 104 and are disposed at the periphery of the die pad 102. A chip 100 a mounted on the top surface 104 of the die pad 102 is electrically connected to the leads 108 by bonding wires 110 a.
  • As the manufacturing technology of the semiconductor has advanced to 0.18 Micron of wire width or even smaller, there are a lot of breakthrough on increasing the integration. Accordingly, the chip size is diminished, and the electronic products are in the trend of “Light, Thin, Short, and Small”. However, as the chip is shrunk, under the same condition of using the same lead frame, the distance between the chip and the leads of the lead frame will be increased. [0008]
  • Similar to FIG. 1A, shown in FIG. 1B is a schematic cross-sectional view of the semiconductor according to the prior art when the chip is shrunk. As shown in FIG. 1B, a [0009] chip 100 b mounted on the top surface 104 of the die pad 102 is electrically connected to the leads 108 by bonding wires 110 b. As compare with the package shown in FIG. 1A, when the chip is shrunk from 100 a to 100 b while all the other elements of the package keep the same size and same disposition, the required bonding wires become longer from 100 a to 100 b. This is due to the fact that the space between the chip 100 b and the leads 108 in FIG. 1B is larger than the space between the chip 100 a and the leads 108 in FIG. 1A. The length increase of bonding wires not only increases the manufacturing cost but also affects the electrical performance of the package. Moreover, the encapsulating process can cause the “Wire Sweep” or even the “Wire Cross” of the relatively long bonding wire that results in unnecessary “Short Circuit”.
  • However, one way to keep the length of the bonding wires unchanged when the chip is shrunk from [0010] 100 a to 100 b is to make the leads approach toward the center of the lead frame, in other word, to make the leads relatively longer. Accordingly, the lead frame needs to be redesigned and remanufactured which will result in the increase in manufacturing cost too. In other word, the original lead frame can not be used when the size of the chip is changed (either shrunk or enlarged).
    • SUMMARY OF THE INVENTION
  • Therefore, it is the objective of the present invention to provide a semiconductor package structure having universal lead frame and heat sink to accommodate different sizes of the chip. Whenever there is a change in the dimension of the chip, the packaging process can be performed without making any changes in the design and manufacturing of new lead frames, in other word, the original lead frames still hold good. Moreover, the bonding wire electrically connecting the chip and the leads of the lead frame is the shortest one, thereby, it can enhance the electrical performance and the reliability of the overall package. In additions, there is a heat sink in the package that can dissipate the heat generated, and the heat sink is employed to substitute for the die pad for chip mounting. Furthermore, the heat sink can be exposed to directly contact the outside elements to facilitate the package to transfer the heat out, thereby, two kinds of this type of packages are available, i.e., Die pad Heat Sink (DPH) structures and Exposed Die Pad Heat Sinks (EDPH). [0011]
  • In order to attain the foregoing and other objectives, the present invention provides a semiconductor package structure having universal lead frame and heat sink. The semiconductor package structure comprises a chip, a lead frame, a heat sink, a bonding wire, and a molding compound. The leads of the lead frame approaches toward the center portion of the lead frame in order to adapt to various sizes of the chip. The heat sink is mounted on and connected to the leads of the lead frame, and the periphery of the heat sink overlaps the front end of the leads wherein the dimension of the heat sink is not smaller than the size of the chip. The chip is mounted on the heat sink that is also functioned as die pad. The chip is electrically connected to the leads by a bonding wire that is designed to be the shortest. An “electrically insulative, and thermally conductive” layer is employed for bonding the heat sink to the lead frame. A molding compound is employed to encapsulate the chip, a portion or the whole piece of the heat sink, the leads of the lead frame. [0012]
    • BRIEF DESCRIPTION OF DRAWINGS
  • The foregoing and other objectives, characteristics, and advantages of the present invention can be more fully understood by reading the following detailed description of the preferred embodiments, with reference made to the accompanying drawings as follows: [0013]
  • FIG. 1A is a schematic cross-sectional view of a semiconductor package according to the prior art. [0014]
  • FIG. 1B is a schematic cross-sectional view of the semiconductor according to the prior art when the chip is shrunk. [0015]
  • FIG. 2A is a schematic cross-sectional view of a semiconductor package having universal lead frame and heat sink of the first preferred embodiment according to the present invention. [0016]
  • FIG. 2B is a schematic cross-sectional view of a semiconductor package having universal lead frame and heat sink of the first preferred embodiment when the chip is shrunk according to the present invention. [0017]
  • FIG. 3A is a schematic cross-sectional view of a semiconductor package having universal lead frame and heat sink of the second preferred embodiment according to the present invention. [0018]
  • FIG. 3B is a schematic cross-sectional view of a semiconductor package having universal lead frame and heat sink and having the EDPH structure of the second preferred embodiment according to the present invention. [0019]
  • FIG. 3C is a schematic cross-sectional view of another semiconductor package having universal lead frame and heat sink, and having the DPH and heat spreader structure of the second preferred embodiment according to the present invention. [0020]
  • FIG. 4 is a schematic cross-sectional view of a semiconductor package having universal lead frame and heat sink of the third preferred embodiment according to the present invention. [0021]
    • DETAILED DESCRIPTION OF PREFERRED EMBODIMENT The First Preferred Embodiment
  • Shown in FIG. 2A is a schematic cross-sectional view of a semiconductor package having universal lead frame and heat sink of the first preferred embodiment according to the present invention. As shown in FIG. 2A, a [0022] semiconductor package 200 a is constructed on a lead frame 210. The package 200 a comprises a heat sink 204 a and a plurality of leads 212. The heat sink 204 a that is functioned as a die pad has a first surface 206 a and a second surface 208 a. The leads 212 are designed to be long enough to be approached to the center of the lead frame 210 in order to be attached on by the heat sink 204 a. Thus, the heat sink 204 a can have its second surface 208 a mounted at the inner periphery of the lead frame 210 and on the top surface of the leads 212 by an adhesive 218 a. Preferably, the material of the heat sink 204 a is aluminum or copper while that of the adhesive 218 a is “an electrically insulative and thermally conductive paste”.
  • A [0023] chip 202 a that is mounted on the heat sink 204 a is electrically connected to the leads 212 with the bonding wires 214 a by Wire Bonding method for instance. Preferably, the material of the bonding wires 214 a is gold wire, aluminum wire etc. A molding compound 220 is employed to encapsulate the chip 202 a, the heat sink 204 a, the bonding wires 214 a and the leads 212 to accomplish a package 200 a. The preferred material for the molding compound 220 is an electrically insulative molding compound such as Resin, Epoxy etc.
  • As mentioned above, the [0024] heat sink 204 a in the first embodiment of the present invention is functioned as a die pad, in other word, the package 200 a is a kind of “Die Pad Heat Sink” (DPH) structure. The heat generated in the chip 202 a is dissipated through a path of the heat sink 204 a, the adhesive 218 a, and the leads 212 of the lead frame 210 to be transferred out of the package 200 a.
  • Normally, the dimension of the die pad, which is the [0025] heat sink 204 a in the present invention, is designed to be larger than the dimension of the chip 202 a. Noted that the bonding wire 214 a is designed to be the shortest one connected between the chip 202 a and the lead 212. To achieve this object, the lead 212 is disposed in a way such that the leads 212 is approached sufficiently toward the center of the lead frame 210 to be overlapped with the length of the chip 202 a. Moreover, the leads 212 and the chip 202 a are on the distinct sides of the heat sink 204 a to enable this overlapping.
  • Shown in FIG. 2B is a schematic cross-sectional view of a semiconductor package having universal lead frame and heat sink of the first preferred embodiment when the dimension of the chip is shrunk according to the present invention. As shown in FIG. 2B, a [0026] semiconductor package 200 b is constructed on a lead frame 210. The package 200 b comprises a heat sink 204 b and a plurality of leads 212. The heat sink 204 b that is functioned as a die pad has a first surface 206 b and a second surface 208 b. Shown in FIG. 2B is a package structure 200 b similar to the package structure 200 a of FIG. 2A. When the dimension of the chip 202 b is shrunk, the dimension of the heat sink 204 b is shrunk accordingly but the dimension of the heat sink 204 b still larger than that of the chip 202 b. The heat sink 204 b has its second surface 208 b mounted at the inner periphery of the lead frame 210 and on the top surface of the leads 212 by an adhesive 218 b. Preferably, the material of the heat sink 204 b is aluminum or copper while that of the adhesive 218 b is “an electrically insulative and thermally conductive paste”.
  • A [0027] chip 202 b that is mounted on the heat sink 204 b is electrically connected to the leads 212 with the bonding wires 214 b by Wire Bonding method, for instance. Preferably, the material of the bonding wires 214 b is gold wire, aluminum wire etc. A molding compound 220 is employed to encapsulate the chip 202 b, the heat sink 204 b, the bonding wires 214 b and the leads 212 to accomplish a package 200 b. The preferred material for the molding compound 220 is an electrically insulative molding compound such as Resin, Epoxy etc.
  • Moreover, the length of the [0028] lead frame 210 is the same as that of the lead frame 210 shown in FIG. 2A, and the length of the bonding wires 214 b is also the same as that of the bonding wires 214 a in FIG. 2A. What is different is the overlapped length, that is, the overlapped length between the heat sink 204 b and the lead frame 210 in FIG. 2B is smaller than the overlapped length between the heat sink 204 a and the lead frame 210 in FIG. 2A. In other word, when the dimension of the chip is shrunk, all one has to do is use a relatively small dimension of the heat sink accordingly while still use the same lead frame and the same bonding wires.
    • The Second Preferred Embodiment
  • Shown in FIG. 3A is a schematic cross-sectional view of a semiconductor package having universal lead frame and heat sink of the second preferred embodiment according to the present invention. As shown in FIG. 3A, a [0029] semiconductor package 300 a is constructed on a lead frame 312. The package 300 a comprises a heat sink 304 a and a plurality of leads 316. The heat sink 304 a that is functioned as a die pad has a first surface 306 and a second surface 308. The heat sink 304 a also has a projection 310 a added to the center portion of its second surface 308 and disposed at the opening center region of the lead frame 312. The leads 314 are designed to be long enough to be approached to the center of the lead frame 312 in order to be attached on by the heat sink 304 a. Thus, the heat sink 304 a can have its second surface 308 mounted at the inner periphery of the lead frame 312 and on the top surface of the leads 314 by an adhesive 318. Preferably, the material of the heat sink 304 a is aluminum or copper while that of the adhesive 318 is “an electrically insulative and thermally conductive paste”.
  • A [0030] chip 302 that is mounted on the heat sink 304 a is electrically connected to the leads 314 by the bonding wires 316 by Wire Bonding method for instance. Preferably, the material of the bonding wires 316 is gold wire, aluminum wire etc. A molding compound 320 is employed to encapsulate the chip 302, the heat sink 304 a, the bonding wires 316 and the leads 314 to accomplish a package 300 a. Since the package 300 a contains a heat sink 304 a that is functioned as a die pad as mentioned above, thereby, the package 300 a is a kind of Die Pad Heat Sink (DPH) structure. The preferred material for the molding compound 320 is an electrically insulative molding compound such as Resin, Epoxy etc.
  • The heat generated in the [0031] chip 302 is dissipated through a path of the heat sink 304 a, the adhesive 318, and the leads 314 of the lead frame 312 to be transferred out of the package 300 a. Moreover, the leads 314 and the chip 302 are on the opposite sides of the heat sink 304 a to enable the overlapping between the leads 314 and the chip 302. This overlapping will enable the design of the bonding wires 316 to be the shortest one connected between the chip 302 and the lead 314 as mentioned before.
  • As mentioned above, the [0032] heat sink 304 a functioned as a die pad has a projection structure 310 a added. The heat sink 304 a together with the projection 310 a can increase the heat-dissipating area so as to provide a relatively better heat-dissipating effect. Moreover, the projection can be used to balance the mold flow during the encapsulating process, thus the packaging reliability can be enhanced by the use of “balanced mold flow” method.
  • FIG. 3B is a schematic cross-sectional view of another semiconductor package having universal lead frame and heat sink and having the EDPH structure of the second preferred embodiment according to the present invention. The [0033] package structure 300 b in FIG. 3B is exactly the same as a package structure 300 a in FIG. 3A, and same element numbers are used except that the projection 310 b added is exposed. An “exposed projection” 310 b is added to the heat sink 304 b at the center portion of its second surface 308 and is disposed at the opening center region of the lead frame 312 similar to the projection 310 a in FIG. 3A. The difference is that the projection 310 b as shown in FIG. 3B has its bottom surface expose to the bottom surface of the package 300 b, thereby, the package 300 b is a kind of “Exposed Die Pad Heat Sink” (EDPH) structure. As compare with the package structure 300 a in FIG. 3A, an extra heat-dissipating path is added to the package structure 300 b in FIG. 3B. That is, a path from the chip 302 through the heat sink 304 b, and the “exposed projection 310 b”. Consequently, the heat-dissipating effect of the package 300 b can be enhanced further.
  • FIG. 3C is a schematic cross-sectional view of one other semiconductor package having universal lead frame and heat sink and having the EDPH structure of the second preferred embodiment according to the present invention. The [0034] package structure 300 c in FIG. 3C is exactly the same as a package structure 300 a in FIG. 3A, and same element numbers are used except that a heat spreader 322 which has its bottom surface exposed is added to the bottom surface of the projection 310 a. As shown in FIG. 3C, an “exposed heat spreader” 322 is added to the projection 310 a at the opening center region of the lead frame 312. The heat spreader 322 has its bottom surface exposed at the bottom surface of the package 300 c. An extra heat-dissipating path from the chip 302 through the heat sink 304 a and the heat spreader 322 is then created. This heat spreader has a much larger area exposed, thereby, the heat-dissipating effect of the package 300 c will be significantly improved.
    • The Third Preferred Embodiment
  • FIG. 4 is a schematic cross-sectional view of one other semiconductor package having universal lead frame and heat sink of the third preferred embodiment according to the present invention. This package structure is similar to the package structure of the first embodiment shown in FIG. 2. As shown in FIG. 4, a [0035] semiconductor package 400 is constructed on a lead frame 412. The package 400 comprises a heat sink 404 and a plurality of leads 414. The heat sink 404 that is functioned as a die pad has a first surface 406 and a second surface 408. The leads 414 are designed to be long enough to be approached to the center of the lead frame 412 in order to be attached on by the heat sink 404. Thus, the heat sink 404 can have its second surface 408 mounted at the inner periphery of the lead frame 412 and on the top surface of the leads 414 by an adhesive 418. Preferably, the material of the heat sink 404 is aluminum or copper while that of the adhesive 418 is an “electrically insulative and thermally conductive paste”.
  • A [0036] chip 402 that is mounted on the heat sink 404 is electrically connected to the leads 414 with a plurality of bonding wires 416 by Wire Bonding method for instance. Preferably, the material of the bonding wires 416 is gold wire, aluminum wire etc. A molding compound 420 is employed to encapsulate the chip 402, the heat sink 404, the bonding wires 416 and the leads 414 to accomplish a package 400. The preferred material for the molding compound 420 is an electrically insulative molding compound such as Resin, Epoxy etc.
  • As one can see both in FIG. 2A and FIG. 2B in the first embodiment of the present invention, when the chip is shrunk from [0037] 202 a to 202 b, the dimension of the heat sink is decreased from 204 a to 204 b accordingly. This is for the sake of keeping the length of the bonding wires 214 b and 214 a unchanged instead of increasing the wire length. In other word, if the heat sink 204 b keeps the same dimension as that of the heat sink 204 a, the bonding wires 214 b have to be increased to be greater than those of the bonding wires 214 a. This will enable the bonding wires 214 b to electrically connect the chip 202 b to the leads 212. Consequently, the manufacturing cost will be high since the bonding wire is rather expensive.
  • As the heat sink is shrunk as shown in FIG. 2B, the heat-dissipating area become relatively smaller. In this situation, the disadvantage of decreasing the heat-dissipating area of the heat sink is traded for the advantage of saving the cost of not using a relatively long bonding wire. [0038]
  • However, there is a way to cover both of the above-mentioned advantages. This is shown in FIG. 4 in the present embodiment of the present invention. A plurality of via [0039] holes 410 is disposed on the perimeter of the heat sink 404 at the locations where the bonding wires needed to be penetrated through for electrically connecting the chip 402 to the leads 414. Therefore, when the dimension of the chip is decreased, the bonding wires 316 electrically connected between the chip 302 and the lead 314 are penetrated through the via holes 410 without making the dimension of the heat sink 404 shorter while the length of bonding wires can still keep the same.
  • Likewise, an adhesive [0040] 418 is employed to bond the second surface 408 of the heat sink 404 to the leads 414. The preferred adhesive 418 is an “electrically insulative, and thermally conductive paste” etc. Besides, the chip 402, the heat sink 404, the leads 414 of the lead frame 412, bonding wire 416, and a portion of the lead frame 412 are all encapsulated by a molding compound 420.
  • Therefore, the package of the present invention can make the length of the bonding wires the shortest one. Besides, when the dimension of the chip is shrunk, the same structural members, such as heat sink and lead frame, can still be used by changing only the location of the “via holes” on the heat sink. [0041]
  • To summarize the foregoing illustration disclosed by preferred embodiments of the present invention, the semiconductor package of the present invention comprise the following advantages: [0042]
  • 1. When the dimension of the chip is changed, by employing the semiconductor package having universal lead frame and heat sink of the present invention, the original lead frame can be used for performing packaging without redesign and remanufacturing new lead frames. All one has to do is to change the dimension of the heat sink. In this way, one can keep the length of the bonding wires unchanged and the shortest ones without shortening the dimension of the heat sink so as to enhance the electrical performance and reliability of the overall package. [0043]
  • 2. The semiconductor package having universal lead frame and heat sink of the present invention has either a DPH structure or a EDPH structure. Therefore, the heat generated by the chip can be transferred out of the package through an effective heat path. The heat path is passing through the heat sink functioned as die pad, the thermal conductive paste, the lead frame, and heat spreader etc. in order to enhance the heat-dissipating efficiency and the reliability of the device, and to prolong the service life of the device. [0044]
  • The invention has been described using an exemplary preferred embodiment. However, it is to be understood that the scope of the invention is not limited to the disclosed embodiment. On the contrary, it is intended to cover various modifications and similar arrangements. The scope of the claims, therefore, should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements. [0045]

Claims (13)

What is claimed is:
1. A semiconductor package comprising:
a lead frame, having a plurality of leads wherein a plurality of leads approaches toward a central portion of the lead frame;
a heat sink, having a first surface and a second surface wherein the heat sink has its second surface mounted on the inner periphery of the lead frame;
a chip, mounted on the first surface of the sink wherein the area of the first surface is not small than the area of the chip;
a plurality of bonding wires, electrically connected to the chip and the leads respectively; and
a molding compound, encapsulating the chip, the bonding wires, the heat sink, and the leads.
2. The semiconductor package of
claim 1
 further comprising an adhesive used for bonding the heat sink and the lead frame.
3. The semiconductor package of
claim 2
 wherein the adhesive comprises an electrically insulative, and thermally conductive paste.
4. The semiconductor package of
claim 1
 wherein the heat sink further includes a projection connected to the second surface of the heat sink.
5. The semiconductor package of
claim 4
 wherein the projection is encapsulated by the molding compound.
6. The semiconductor package of
claim 4
 further comprising a heat spreader connected to the projection.
7. The semiconductor package of
claim 6
 wherein the molding compound encapsulates the chips, the bonding wires, the sink, and the leads while exposes a portion of the heat sink.
8. The semiconductor package of
claim 4
 wherein the molding compound encapsulates the chips, the bonding wires, the sink, and the leads while exposes a portion of the surface of the projection.
9. The semiconductor package of
claim 1
 wherein the heat sink also has a plurality of via holes disposed on the periphery of the chip, and the bonding wires are penetrated through the via holes to electrically connect the chip to the leads.
10. A semiconductor package comprising:
a lead frame, having a plurality of leads wherein a plurality of leads approaches toward a central portion of the lead frame;
an “electrically insulative, and thermally conductive layer” bonded at the inner periphery of the lead frame, and on the surface of the leads;
a heat sink, having a first surface, a second surface, and a projection, wherein the second surface has the projection attached, and the heat sink is bonded to the “electrically insulative, and thermally conductive layer”, and the perimeter of the second surface is connected to and overlapped with the front end of the leads through the “electrically insulative, and thermally conductive layer”;
a chip, mounted on the first surface wherein the area of the first surface is not small than the area of the chip;
a plurality of bonding wires, electrically connected to the chip and the leads respectively; and
a molding compound, encapsulating the chip, the bonding wires, the heat sink, the leads, and the projection.
11. A semiconductor package comprising:
a lead frame, having a plurality of leads wherein a plurality of leads approaches toward a central portion of the lead frame;
an “electrically insulative, and thermally conductive layer” disposed on the lead frame, and positioned on the surface of the leads;
a heat sink, having a first surface, a second surface, and a projection, wherein the second surface has the projection attached, and the heat sink is mounted on the “electrically insulative, and thermally conductive layer”, and the periphery of the second surface is connected to and overlapped with the front end of the leads through the “electrically insulative, and thermally conductive layer”;
a chip, mounted on the first surface wherein the area of the first surface is not small than that of the chip;
a plurality of bonding wires, electrically connected to the chip and the leads respectively; and
a molding compound, encapsulating the chip, the bonding wires, the heat sink, the leads, and exposing a portion of the surface of the projection.
12. A semiconductor package comprising:
a lead frame, having a plurality of leads wherein a plurality of leads approaches toward a central portion of the lead frame;
an “electrically insulative, and thermally conductive layer” disposed on the lead frame, and positioned on the surface of the leads;
a heat sink, having a first surface, a second surface, and a projection, wherein the second surface has the projection attached, and the heat sink is mounted on the “electrically insulative, and thermally conductive layer”, and perimeter of the second surface is connected to and overlapped with the front end of the leads through the “electrically insulative, and thermally conductive layer”;
a chip, disposed on the first surface wherein the area of the first surface is not small than the area of the chip;
a plurality of bonding wires, electrically connected to the chip and the leads respectively; and
a molding compound, encapsulating the chip, the bonding wires, the heat sink, the leads, and exposing a portion of the surface of the heat spreader.
13. A semiconductor package comprising:
a lead frame, having a plurality of leads wherein a plurality of leads approaches a central portion of the lead frame;
an “electrically insulative, and thermally conductive layer” disposed on the lead frame, and positioned on the surface of the leads;
a heat sink, having a first surface, a second surface, and a projection, wherein the second surface has the projection attached, and the heat sink is disposed on the “electrically insulative, and thermally conductive layer”, and the perimeter of the second surface is connected to and overlapped with the front end of the leads through the “electrically insulative, and thermally conductive layer”;
a chip, disposed on the first surface wherein the area of the first surface is not small than that of the chip;
a plurality of bonding wires, electrically connected to the chip and the leads respectively; and
a molding compound, encapsulating the chip, the bonding wires, the heat sink, the leads.
US09/490,724 1999-11-08 2000-01-25 Semiconductor package structure having universal lead frame and heat sink Expired - Lifetime US6271581B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
TW88119455 1999-11-08
TW088119455 1999-11-08
TW088119455A TW546806B (en) 1999-11-08 1999-11-08 Semiconductor package with common lead frame and heat sink

Publications (2)

Publication Number Publication Date
US20010003372A1 true US20010003372A1 (en) 2001-06-14
US6271581B2 US6271581B2 (en) 2001-08-07

Family

ID=21642949

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/490,724 Expired - Lifetime US6271581B2 (en) 1999-11-08 2000-01-25 Semiconductor package structure having universal lead frame and heat sink

Country Status (2)

Country Link
US (1) US6271581B2 (en)
TW (1) TW546806B (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1524705A2 (en) * 2005-01-12 2005-04-20 Jeffrey Chen Flip chip type led lighting device manufacturing method
US20050275089A1 (en) * 2004-06-09 2005-12-15 Joshi Rajeev D Package and method for packaging an integrated circuit die
US20070108559A1 (en) * 2005-11-17 2007-05-17 Stats Chippac Ltd. Integrated circuit package system with integrated circuit support
US20090272988A1 (en) * 2005-11-28 2009-11-05 Neobulb Technologies, Inc. Multi-Chip Module Single Package Structure for Semiconductor
US20150200337A1 (en) * 2014-01-14 2015-07-16 Shinko Electric Industries Co., Ltd. Wiring substrate and semiconductor package
EP3121849A3 (en) * 2015-07-22 2017-02-01 Nxp B.V. Heatsink very-thin quad flat no-leads (hvqfn) package
CN108493169A (en) * 2018-05-31 2018-09-04 江苏长电科技股份有限公司 A kind of island-free framework encapsulation structure and its process
TWI776739B (en) * 2021-11-23 2022-09-01 南茂科技股份有限公司 Chip package structure

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3501281B2 (en) * 1999-11-15 2004-03-02 沖電気工業株式会社 Semiconductor device
JP3638136B2 (en) * 2001-12-27 2005-04-13 株式会社三井ハイテック Lead frame and semiconductor device using the same
US7161092B2 (en) * 2002-04-15 2007-01-09 Visteon Global Technologies, Inc. Apparatus and method for protecting an electronic circuit
TW560023B (en) * 2002-06-20 2003-11-01 Advanced Semiconductor Eng Semiconductor device and method for manufacturing a semiconductor package
US20040124508A1 (en) * 2002-11-27 2004-07-01 United Test And Assembly Test Center Ltd. High performance chip scale leadframe package and method of manufacturing the package
WO2004093187A1 (en) * 2003-04-16 2004-10-28 Fujitsu Limited Electronic component package, electronic component package assembly and printed board unit
US7075174B2 (en) * 2004-02-26 2006-07-11 Agere Systems Inc. Semiconductor packaging techniques for use with non-ceramic packages
JP4836425B2 (en) 2004-09-15 2011-12-14 イビデン株式会社 Lead pins for semiconductor mounting
US7332808B2 (en) * 2005-03-30 2008-02-19 Sanyo Electric Co., Ltd. Semiconductor module and method of manufacturing the same
TWM312778U (en) * 2006-12-22 2007-05-21 Lighthouse Technology Co Ltd Improved LED
CN101211897B (en) * 2006-12-28 2011-12-07 中芯国际集成电路制造(上海)有限公司 Multi-chip semiconductor packaging structure and encapsulation method
US20080157307A1 (en) * 2006-12-28 2008-07-03 Semiconductor Manufacturing International (Shanghai) Corporation Lead frame
JP5155890B2 (en) 2008-06-12 2013-03-06 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
CN102738024A (en) * 2011-04-01 2012-10-17 飞思卡尔半导体公司 Semiconductor packaging and lead frames thereof
US9947612B2 (en) * 2015-12-03 2018-04-17 Stmicroelectronics, Inc. Semiconductor device with frame having arms and related methods
CN112216658A (en) 2019-07-10 2021-01-12 恩智浦美国有限公司 Semiconductor device having lead frame adaptable to various die sizes

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3718684A1 (en) * 1987-06-04 1988-12-22 Licentia Gmbh SEMICONDUCTOR BODY
US5065281A (en) * 1990-02-12 1991-11-12 Rogers Corporation Molded integrated circuit package incorporating heat sink
US5028741A (en) * 1990-05-24 1991-07-02 Motorola, Inc. High frequency, power semiconductor device
US5202288A (en) * 1990-06-01 1993-04-13 Robert Bosch Gmbh Method of manufacturing an electronic circuit component incorporating a heat sink
GB9014491D0 (en) * 1990-06-29 1990-08-22 Digital Equipment Int Mounting silicon chips
US5177669A (en) * 1992-03-02 1993-01-05 Motorola, Inc. Molded ring integrated circuit package
JPH06120374A (en) * 1992-03-31 1994-04-28 Amkor Electron Inc Semiconductor package structure, semicon- ductor packaging method and heat sink for semiconductor package
US5583377A (en) * 1992-07-15 1996-12-10 Motorola, Inc. Pad array semiconductor device having a heat sink with die receiving cavity
US5289344A (en) * 1992-10-08 1994-02-22 Allegro Microsystems Inc. Integrated-circuit lead-frame package with failure-resistant ground-lead and heat-sink means
US5379187A (en) * 1993-03-25 1995-01-03 Vlsi Technology, Inc. Design for encapsulation of thermally enhanced integrated circuits
JPH08111491A (en) * 1994-10-12 1996-04-30 Toshiba Corp Semiconductor device
US5790378A (en) * 1995-09-22 1998-08-04 National Semiconductor Corporation High density integrated circuit package including interposer
US6159770A (en) * 1995-11-08 2000-12-12 Fujitsu Limited Method and apparatus for fabricating semiconductor device
US6159764A (en) * 1997-07-02 2000-12-12 Micron Technology, Inc. Varied-thickness heat sink for integrated circuit (IC) packages and method of fabricating IC packages
US5903052A (en) * 1998-05-12 1999-05-11 Industrial Technology Research Institute Structure for semiconductor package for improving the efficiency of spreading heat
US5929514A (en) * 1998-05-26 1999-07-27 Analog Devices, Inc. Thermally enhanced lead-under-paddle I.C. leadframe
US6198171B1 (en) * 1999-12-30 2001-03-06 Siliconware Precision Industries Co., Ltd. Thermally enhanced quad flat non-lead package of semiconductor

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050275089A1 (en) * 2004-06-09 2005-12-15 Joshi Rajeev D Package and method for packaging an integrated circuit die
EP1524705A2 (en) * 2005-01-12 2005-04-20 Jeffrey Chen Flip chip type led lighting device manufacturing method
EP1524705A3 (en) * 2005-01-12 2005-09-14 Jeffrey Chen Flip chip type led lighting device manufacturing method
US20070108559A1 (en) * 2005-11-17 2007-05-17 Stats Chippac Ltd. Integrated circuit package system with integrated circuit support
US20090272988A1 (en) * 2005-11-28 2009-11-05 Neobulb Technologies, Inc. Multi-Chip Module Single Package Structure for Semiconductor
US7786490B2 (en) 2005-11-28 2010-08-31 Neobule Technologies, Inc. Multi-chip module single package structure for semiconductor
US20150200337A1 (en) * 2014-01-14 2015-07-16 Shinko Electric Industries Co., Ltd. Wiring substrate and semiconductor package
US9192049B2 (en) * 2014-01-14 2015-11-17 Shinko Electric Industries Co., Ltd. Wiring substrate and semiconductor package
EP3121849A3 (en) * 2015-07-22 2017-02-01 Nxp B.V. Heatsink very-thin quad flat no-leads (hvqfn) package
CN106449435A (en) * 2015-07-22 2017-02-22 恩智浦有限公司 Heatsink very-thin quad flat no-leads (HVQFN) package
US9953903B2 (en) 2015-07-22 2018-04-24 Nxp B.V. Heatsink very-thin quad flat no-leads (HVQFN) package
CN108493169A (en) * 2018-05-31 2018-09-04 江苏长电科技股份有限公司 A kind of island-free framework encapsulation structure and its process
TWI776739B (en) * 2021-11-23 2022-09-01 南茂科技股份有限公司 Chip package structure

Also Published As

Publication number Publication date
US6271581B2 (en) 2001-08-07
TW546806B (en) 2003-08-11

Similar Documents

Publication Publication Date Title
US6271581B2 (en) Semiconductor package structure having universal lead frame and heat sink
US6559525B2 (en) Semiconductor package having heat sink at the outer surface
US7202561B2 (en) Semiconductor package with heat dissipating structure and method of manufacturing the same
US6246111B1 (en) Universal lead frame type of quad flat non-lead package of semiconductor
US5471366A (en) Multi-chip module having an improved heat dissipation efficiency
US6650006B2 (en) Semiconductor package with stacked chips
US5646831A (en) Electrically enhanced power quad flat pack arrangement
US6414385B1 (en) Quad flat non-lead package of semiconductor
JP2974552B2 (en) Semiconductor device
US7312525B2 (en) Thermally enhanced package for an integrated circuit
US8049311B2 (en) Electronic component and method for its production
JPH1174425A (en) High-performance heat sink for flip-chip package
US20040124508A1 (en) High performance chip scale leadframe package and method of manufacturing the package
US5525835A (en) Semiconductor chip module having an electrically insulative thermally conductive thermal dissipator directly in contact with the semiconductor element
US6643136B2 (en) Multi-chip package with embedded cooling element
EP0694968A2 (en) Multi-chip module semiconductor device
JP3243920B2 (en) Semiconductor device
JPH03174749A (en) Semiconductor device
KR20020039010A (en) Double die package having heat spreaders
JPH07235633A (en) Multi-chip module
JPH04299849A (en) Semiconductor device
JPS6217871B2 (en)
KR20000006973U (en) Heatsinks in Semiconductor Packages
KR0163311B1 (en) High heat dispersion semiconductor package
KR20050011208A (en) Semiconductor chip package having heat sink and manufacturing method thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: SILICONWARE PRECISION INDUSTRIES CO., LTD., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HUANG, CHIEN-PING;TSENG, WEI-CHEN;REEL/FRAME:010554/0522

Effective date: 19991215

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12