US20010009298A1 - Chip scale surface mount packages for semiconductor device - Google Patents
Chip scale surface mount packages for semiconductor device Download PDFInfo
- Publication number
- US20010009298A1 US20010009298A1 US09/792,217 US79221701A US2001009298A1 US 20010009298 A1 US20010009298 A1 US 20010009298A1 US 79221701 A US79221701 A US 79221701A US 2001009298 A1 US2001009298 A1 US 2001009298A1
- Authority
- US
- United States
- Prior art keywords
- metal layer
- die
- wafer
- package
- metal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0231—Manufacturing methods of the redistribution layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0236—Shape of the insulating layers therebetween
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02377—Fan-in arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04026—Bonding areas specifically adapted for layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05139—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05541—Structure
- H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13024—Disposition the bump connector being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/141—Disposition
- H01L2224/14104—Disposition relative to the bonding areas, e.g. bond pads, of the semiconductor or solid-state body
- H01L2224/1411—Disposition relative to the bonding areas, e.g. bond pads, of the semiconductor or solid-state body the bump connectors being bonded to at least one common bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/2901—Shape
- H01L2224/29012—Shape in top view
- H01L2224/29013—Shape in top view being rectangular or square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/2902—Disposition
- H01L2224/29024—Disposition the layer connector being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/731—Location prior to the connecting process
- H01L2224/73101—Location prior to the connecting process on the same surface
- H01L2224/73103—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0103—Zinc [Zn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13062—Junction field-effect transistor [JFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/928—Front and rear surface processing
Definitions
- IC chips or dice After the processing of a semiconductor wafer has been completed, the resulting integrated circuit (IC) chips or dice must be separated and packaged in such a way that they can be connected to external circuitry.
- packaging techniques Most involve mounting the die on a leadframe, connecting the die pads to the leadframe by wire-bonding or otherwise, and then encapsulating the die and wire bonds in a plastic capsule, with the leadframe left protruding from the capsule. The encapsulation is often done by injection-molding. The leadframe is then trimmed to remove the tie bars that hold it together, and the leads are bent in such a way that the package can be mounted on a flat surface, typically a printed circuit board (PCB).
- PCB printed circuit board
- a power MOSFET typically has its source and gate terminals on the front side of the die and its drain terminal on the back side of the die.
- a vertical diode has its anode terminal on one face of the die and its cathode terminal on the opposite face of the die.
- Bipolar transistors, junction field effect transistors (JFETs), and various types of integrated circuits (ICs) can also be fabricated in a “vertical” configuration.
- the process of fabricating a semiconductor device package in accordance with this invention begins with a semiconductor wafer having a front side and a back side and comprising a plurality of dice separated by scribe lines.
- Each die comprises a semiconductor device.
- a surface of the front side of each die comprises a passivation layer and at least one connection pad in electrical contact with a terminal of the semiconductor device.
- the back side of each die may also be in electrical contact with a terminal of the semiconductor device.
- the process comprises the following steps: forming a first metal layer in electrical contact with the connection pad, a portion of the first metal layer extending laterally beyond an edge of the die; attaching a cap to the front side of the wafer; cutting through the semiconductor wafer from the back side of the wafer in the scribe line area to form a first cut, the first cut having a first kerf W1 and exposing a part of the first metal layer; forming a nonconductive layer on the back side of the die; forming a second metal layer, the second metal layer having a first section extending over the nonconductive layer and being in electrical contact with the first metal layer; and cutting through the cap in the scribe line area to form a second cut having a second kerf W2 that is less than the first kerf W1, the second cut leaving in place an area of contact between the first and second metal layers.
- the process also includes forming a second section of the second metal layer in electrical contact with the backside of the semiconductor wafer, the first and second sections of the second metal layer being electrically insulated from each other.
- the process may also include grinding, lapping or etching the back side of the semiconductor wafer to reduce the thickness of the wafer after attaching the cap to the front side of the wafer.
- the invention includes a process for making an electrical connection between a first location on a first side of a semiconductor die and a second location on a second side of the semiconductor die.
- the process commences while the die is a part of a semiconductor wafer.
- the process comprises forming a first metal layer extending laterally from the first location on the first side of the die to an area of the wafer beyond an edge of the die; attaching a cap to the first side of the wafer; cutting through the semiconductor wafer from the second side of the wafer to expose a part of the first metal layer; forming a second metal layer extending laterally from the second location on the second side of the die and along an edge of the die to a region of contact with the first metal layer beyond the edge of the die; and cutting through the cap while leaving intact the region of contact between the first and second metal layers.
- This invention also includes package for a semiconductor device.
- the package comprises a cap having a width X1; a semiconductor die containing a semiconductor device, the die being attached to the cap with a front side of the die facing the cap and a back side of the die facing away from the cap, the die having a width X2 that is less than X1; a connection pad in electrical contact with the semiconductor device, the contact being located between the die and the cap and having a width no greater than X2; a first metal layer in electrical contact with the connection pad, a first portion of the first metal layer being located between the connection pad and the cap and a second portion of the first metal layer extending laterally beyond an edge of the connection pad; a second metal layer having first and second sections, the first section of the second metal layer being in contact with the second portion of the first metal layer, the second section being in electrical contact with the backside of the wafer, the first and second sections of the second metal layer being electrically insulated from each other.
- this invention includes a package for a semiconductor device comprising a semiconductor die containing a semiconductor device, a first side of the die comprising a connection pad; a cap attached to the first side of the die, an edge of the cap extending laterally beyond an edge of the die; a first metal layer in electrical contact with the connection pad, the first metal layer extending laterally and terminating in a first flange beyond an edge of the die; and a second metal layer extending from a second side of the die and along an edge of the die and terminating in a second flange beyond the edge of the die, the second flange being in contact with the first flange.
- Semiconductor packages according to this invention do not require an epoxy capsule or bond wires; the substrate attached to the die serves to protect the die and acts as a heat sink for the die; the packages are very small (e.g., 50 % the size of molded packages) and thin; they provide a very low on-resistance for the semiconductor device, particularly if the wafer is ground thinner; they are economical to produce, since they require no molds or lead frames; and they can be used for a wide variety of semiconductor devices such as diodes, MOSFETs, JFETs, bipolar transistors and various types of integrated circuit chips.
- FIG. 1 illustrates a top view of a semiconductor wafer.
- FIGS. 2 A- 2 B through 4 A- 4 B, 5 , 6 , and 7 A- 7 B through 12 A- 12 B illustrate the steps of a process of fabricating a semiconductor package in accordance with this invention.
- FIG. 13 illustrates a cross-sectional view of a semiconductor package in accordance with this invention.
- FIG. 14 illustrates an embodiment of the semiconductor package which includes solder balls.
- FIG. 1 shows a top view of a semiconductor wafer 100 which contains dice 100 A, 100 B through 100 N.
- wafer 100 would contain hundreds or thousands of dice.
- the individual dice are separated by a perpendicular network of scribe lines, with scribe lines 108 running in the Y direction and scribe lines 110 running in the X direction.
- Metal pads for connecting to external circuit elements are located on the top surface of each of the dice 100 A- 100 N.
- each die has a source connection pad 106 S and a gate connection pad 106 G.
- Wafer 100 is typically has a thickness in the range of 15-30 mils.
- Wafer 100 is typically silicon but it could also be another semiconductor material such as silicon carbide or gallium arsenide.
- dice 100 A- 100 N must be packaged in a form that allows them to be connected to external circuitry.
- FIGS. 2 A- 2 B through 4 A- 4 B, 5 , 6 , and 7 A- 7 B through 12 A- 12 B show dice 100 A and 100 B that are part of semiconductor wafer 100 .
- the figure labeled “A” is taken from a top or bottom view of the wafer;
- the figure labeled “B” is a cross-sectional view taken at the section labeled “B-B” in the “A” figure.
- the wafer is attached to a “cap”, the front side of the wafer normally facing the cap.
- the wafer is positioned under the cap, although at some points in the process the structure may be inverted, with the cap under the wafer.
- the structure may be inverted, with the cap under the wafer.
- This invention will be described with respect to a package for a vertical power MOSFET, which typically has source and gate terminals on its front side and a drain terminal on its back side. It should be understood, however, that the broad principles of this invention can be used to fabricate a package for any type of semiconductor die which has one or more terminals on both its front and back sides or on its front side alone.
- the “front side” of a die or wafer refers to the side of the die or wafer on which the electrical devices and/or a majority of the connection pads are located; “back side” refers to the opposite side of the die or wafer.
- the directional arrow labeled “Z” points to the front side of the wafer and identifies the drawings in which the wafer is inverted.
- each die has a gate metal layer 102 G and a source metal layer 102 S overlying the top surface of the silicon or other semiconductor material.
- Gate metal layers 102 G and source metal layers 102 S are in electrical contact with the gate and source terminals (not shown), respectively, of the power MOSFETs within dice 100 A and 100 B.
- FIG. 2A the separation between layers 102 G and 102 S is shown by the dashed lines.
- metal layers 102 G and 102 S include aluminum, although copper layers are also being used.
- metal layers 102 G and 102 S need to be modified so that they will adhere to a solder metal such as tin/lead, for the reasons described below. If there is a native oxide layer on the metal, this native oxide layer must first be removed. Then a solderable metal, such as gold, nickel or silver, is deposited on the exposed metal. The removal of the oxide layer and deposition of a solderable metal can be accomplished by means of a number of known processes. For example, an aluminum layer can be sputter-etched to remove the native aluminum oxide layer and then gold, silver or nickel can be sputtered onto the aluminum.
- the die can be dipped in a liquid etchant to strip away the oxide layer and the solderable metal can then be deposited by electroless or electrolytic plating.
- Electroless plating includes the use of a “zyering” process to displace the oxide, followed by the plating of nickel to displace the zincate.
- metal layers 102 G and 102 S include a 3 ⁇ m sublayer of Al overlain by a 1,000 ⁇ TiN sublayer and a 500 ⁇ Ti sublayer.
- a passivation layer 104 overlies a portion of gate metal layers 102 G and source metal layers 102 S, and openings in passivation layer 104 define gate connection pads 106 G and source connection pads 106 S.
- Passivation layer 104 can be formed of phosphosilicate glass (PSG) 1 mil thick, for example.
- Dice 100 A and 100 B are separated by a Y-scribe line 108 , which can be 6 mils wide.
- X-scribe lines 110 perpendicular to scribe line 108 at the top and bottom of dice 100 A and 100 B can be 4 mils wide.
- a sublayer 202 of titanium is sputtered onto the front side of wafer 100 , and a sublayer 204 of aluminum is sputtered over the titanium sublayer 202 .
- titanium sublayer 202 may be 500 ⁇ thick and aluminum sublayer 204 may be 3 ⁇ m thick.
- Sublayers 202 and 204 are then masked and etched, using conventional photolithographic and etching processes, so that the portions of sublayers 202 and 204 shown in FIGS. 3 A- 3 B remain.
- Portions 202 G, 204 G of sublayers 202 , 204 cover the gate connection pads 106 G and portions 202 S, 204 S of sublayers 202 , 204 cover the source connection pads 106 S.
- Portions 202 G, 204 G are electrically insulated from portions 202 S, 204 S.
- the sublayers 202 G, 202 S and 204 G, 204 S extend laterally into the area of Y-scribe line 108 .
- a 10 ⁇ m nickel sublayer 206 is then plated electrolessly onto the top surface of aluminum sublayers 204 G and 204 S and a 0.1 ⁇ m gold sublayer 208 is plated on nickel sublayer 206 .
- the resulting structure is shown in FIGS. 4 A- 4 B, with portions 206 G and 208 G of sublayers 206 and 208 , respectively, overlying gate connection pads 106 G and portions 206 S and 208 S of sublayers 206 and 208 , respectively, overlying source connection pads 106 S.
- Portions 206 G, 208 G are electrically insulated from portions 206 S, 208 S.
- first metal layer 209 can include fewer or more than four sublayers, and the sublayers can be deposited by any of the known processes such as sputtering, evaporation, electroless or electrolytic plating, stencil printing or screen-printing.
- Sublayers 202 , 204 , 206 and 208 will sometimes be referred to herein collectively as “first metal layer 209 ”.
- a cap 212 is attached to the front side of wafer 100 with a nonconductive adhesive layer 210 .
- Layer 210 can be 25 ⁇ m thick and can be an epoxy.
- Cap 212 can be made of glass, plastic or copper and can be 250-500 ⁇ m thick. This structure is shown in FIG. 5, with wafer 100 being inverted from the previous drawings and cap 212 being shown below wafer 100 .
- wafer 100 is then optionally ground from its back side to a thickness of 3-4 mils or as thin as is possible without damaging the internal microstructure of the semiconductor devices within the dice (which can be, for example, trench-gated MOSFETs).
- a grinding machine available from Strausbaugh can be used. This is possible because of the support provided by cap 212 . Grinding reduces the resistance to current flow from the front side to the back side of wafer 100 .
- wafer 100 can be thinned by lapping or etching the back side of the wafer.
- a cut is then made along Y-scribe line 108 from the back side of wafer 100 , leaving a thickness of about 1 mil of silicon at the location of the cut
- the kerf of the saw cut is indicated as W1.
- the remaining thickness of silicon is then etched, using a known silicon etchant, to expose the portion of the first metal layer 209 that extends into the area of Y-scribe line 108 .
- the titanium sublayer 202 is initially exposed.
- the cut does not extend all the way through the first metal layer 209 to the adhesive layer 210 and cap 212 .
- the resulting structure is shown in FIGS. 7A and 7B.
- An insulating layer 214 which can be made of polyimide, PSG, nonconductive epoxy, or another nonconductive material, is deposited on the back side of wafer 100 .
- Insulating layer 214 can be deposited by spin-coating, dispensing or screen-printing and can be 1 mil thick. Insulating layer 214 is masked and etched, using normal photolithographic and etching techniques, so that portions of insulating layer 214 overlying the first metal layer 209 and portions of the backside of the wafer 100 are removed, as shown in FIGS. 8A and 8B.
- an insulating layer e.g., a passivation layer
- a sublayer 216 of titanium is sputtered onto the back side of wafer 100 , and a sublayer 218 of aluminum is sputtered over the titanium sublayer 216 .
- titanium sublayer 216 may be 500 A thick and aluminum sublayer 218 may be 3 ⁇ m thick.
- Sublayers 216 and 218 are then masked and etched, using conventional photolithographic and etching processes, so that the portions of sublayers 216 and 218 shown in FIGS. 9A and 9B remain.
- Sections 216 G, 218 G of sublayers 216 , 218 contact the first metal layers 209 in the scribe line area 108 , and by means of the first metal layers 209 sections 216 G, 218 G are in electrical contact with the gate connection pads 106 G.
- Sections 216 S, 218 S of sublayers 216 , 218 contact the first metal layers 209 in the scribe line area 108 and by means of the first metal layers 209 are in electrical contact with the source connection pads 106 S.
- Sections 216 D, 218 D of sublayers 216 , 218 contact the back side of dice 100 A and 100 B which represent the drain terminals of the MOSFETs.
- Sections 216 G, 218 G and 216 S, 218 S extend over insulating layer 214 on the back side of dice 100 A and 100 B. Sections 216 G, 218 G and 216 S, 218 S and 216 D, 218 D are electrically insulated from each other.
- a 10 ⁇ m nickel sublayer 220 is then plated electrolessly onto the top surface of aluminum sublayers 218 G, 218 S and 218 D, and a 0.1 ⁇ m gold sublayer 222 is plated on nickel sublayer 220 .
- the resulting structure is shown in FIGS. 10A and 10B, with sections 220 G and 222 G of sublayers 220 and 222 , respectively, overlying sections 216 G, 218 G; sections 220 S and 222 S of sublayers 220 and 222 , respectively, overlying sections 216 S, 218 S; and sections 220 D and 222 D of sublayers 220 and 222 , respectively, overlying sections 216 D, 218 D.
- sublayers 216 , 218 , 220 and 222 in each of dice 100 A and 100 B form a second metal layer 223 .
- the second metal layer 223 can include fewer or more than four sublayers, and the sublayers can be deposited by any of the known processes such as sputtering, evaporation, electroless or electrolytic plating, or screen-printing.
- Sublayers 216 , 218 , 220 and 222 will sometimes be referred to herein collectively as “second metal layer 223 ”.
- solder paste is screen-printed on the second metal layers 224 and then reflowed to form solder posts 224 G, 224 S and 224 D.
- the solder paste can be 4-5 mils thick.
- Solder posts 224 G, 224 S and 224 D are electrically insulated from each other. Solder balls, studs, or layers can be used in place of solder posts.
- dice 100 A and 100 B are separated by saw-cutting cap 212 along Y-scribe line 108 , preferably in the same direction as the first cut, from the back side to the front side of the dice.
- the kerf of the cut (W2) is less than W1 so that the portions of the first and second metal layers 209 , 223 that extend into the scribe line area are left in place.
- the dice are also separated along the X-scribe lines 110 .
- cap 212 can be cut using other known processes such as photolithographic patterning and etching.
- the resulting semiconductor package 226 including die 100 A, is shown in the cross-sectional view of FIG. 13.
- Package 226 is oriented with a cap 212 A over die 100 A.
- cap 212 A has a width X1.
- Die 100 A is attached to cap 212 A, with a front side of die 100 A facing cap 212 A and a back side of 100 A die facing away from cap 212 A.
- Die 100 A has a width X2 that is less than X1.
- Connection pad 106 G is in electrical contact with the semiconductor device within die 100 A.
- the gate metal layer 102 G and gate connection pad 106 G are located between die 100 A and cap 212 A.
- the first metal layer 209 is in electrical contact with gate connection pad 106 G.
- a first section 209 A of the first metal layer 209 is located between gate metal layer 102 G and cap 212 A, and a second section 209 B of the first metal layer 209 extends laterally beyond the edge of gate metal layer 102 G.
- a second metal layer 223 has first and second sections 223 A and 223 B.
- the first section 223 A of the second metal layer 223 is in contact with the second section 209 B of the first metal layer 209 at a location beyond the edge of the die 100 A and is insulated from the back side of die 100 A by insulating layer 214 .
- the first section 223 A of the second metal layer 223 also includes a slanted portion 223 X that extends at an oblique angle along the edge of the die 100 A.
- the second section 223 B of the second metal layer 223 is in electrical contact with the backside of the die 100 A.
- first metal layer 209 terminates in a first “flange” 209 F which extends beyond the edge of the die 100 A, and that the second metal layer extends along the edge of the die 100 A and terminates in a second “flange” 223 F beyond the edge of the die 100 A, and that the first and second flanges 209 F, 223 F are in contact with each other and extend longitudinally outward from die 100 A in a direction parallel to the sides of die 100 A.
- Package 226 can easily be mounted on, for example, a PCB using solder posts 224 G and 224 D. Solder post 224 S is not shown in FIG. 13 but it too would be connected to the PCB so that the source, gate, and drain terminals of the MOSFET would be connected to the external circuitry. The drain terminal is on the back side of die 100 A and is electrically connected via section 223 B of second metal layer 223 . Package 226 contains no wire bonds and, as has been shown, can be manufactured in a batch process using the entire wafer.
- FIG. 14 shows an embodiment of semiconductor package 226 which includes solder balls 230 instead of solder posts.
- the solder balls may be applied in a conventional manner by depositing and reflowing solder paste or by other processes such as screen-printing or solder Jetting (using, for example, equipment available from Pac Tech GmbH, Am Sch Siemenshorst 15-17, 14641 Nauen, Germany), or by using the wafer level solder ball mounter available from Shibuya Kogyo Co., Ltd., Mameda-Honmachi, Kanazawa 920-8681, Japan.
- Conductive polymer bumps are another alternative, using for example thermosetting polymers, B-state adhesives, or thermoplastic polymers.
Abstract
A package for a semiconductor device is formed by a process which includes forming a metal layer in contact with a connection pad on the front side of a semiconductor die while the die is still a part of a wafer. The metal layer extends into the scribe line between the die and an adjacent die. A nonconductive cap is attached to the front side of the wafer, and the wafer is ground from its back side to reduce its thickness. A cut is made from the back side of the wafer, preferably by sawing and etching, to expose the metal layer. A nonconductive layer is formed on the back side of the wafer and a second metal layer is deposited over the nonconductive layer, the second metal layer extending into the scribe line where it makes contact with the first metal layer through an opening in the nonconductive layer. Preferably, a solder post is formed on the second metal layer to allow the finished package to be mounted on a printed circuit board. The cap is then sawed along the scribe line with a saw whose kerf is small enough not to sever the contact between the metal layers. The dice are thereby completely detached from each other, forming individual semiconductor device packages.
Description
- This application is related to Application No. [Attorney Docket No. 7573 US] and Application No. [Attorney Docket No. 7766 US], both of which were filed by the same applicants on the same date as this application and both of which are incorporated herein by reference.
- After the processing of a semiconductor wafer has been completed, the resulting integrated circuit (IC) chips or dice must be separated and packaged in such a way that they can be connected to external circuitry. There are many known packaging techniques. Most involve mounting the die on a leadframe, connecting the die pads to the leadframe by wire-bonding or otherwise, and then encapsulating the die and wire bonds in a plastic capsule, with the leadframe left protruding from the capsule. The encapsulation is often done by injection-molding. The leadframe is then trimmed to remove the tie bars that hold it together, and the leads are bent in such a way that the package can be mounted on a flat surface, typically a printed circuit board (PCB).
- This is generally an expensive, time-consuming process, and the resulting semiconductor package is considerably larger than the die itself, using up an undue amount of scarce “real estate” on the PCB. In addition, wire bonds are fragile and introduce a considerable resistance between the die pads and the leads of the package.
- The problems are particularly difficult when the device to be packaged is a “vertical” device, having terminals on opposite faces of the die. For example, a power MOSFET typically has its source and gate terminals on the front side of the die and its drain terminal on the back side of the die. Similarly, a vertical diode has its anode terminal on one face of the die and its cathode terminal on the opposite face of the die. Bipolar transistors, junction field effect transistors (JFETs), and various types of integrated circuits (ICs) can also be fabricated in a “vertical” configuration.
- Accordingly, there is a need for a process which is simpler and less expensive than existing processes and which produces a package that is essentially the same size as the die. There is a particular need for such a process and package that can be used with semiconductor dice having terminals on both their front and back sides.
- The process of fabricating a semiconductor device package in accordance with this invention begins with a semiconductor wafer having a front side and a back side and comprising a plurality of dice separated by scribe lines. Each die comprises a semiconductor device. A surface of the front side of each die comprises a passivation layer and at least one connection pad in electrical contact with a terminal of the semiconductor device. The back side of each die may also be in electrical contact with a terminal of the semiconductor device.
- The process comprises the following steps: forming a first metal layer in electrical contact with the connection pad, a portion of the first metal layer extending laterally beyond an edge of the die; attaching a cap to the front side of the wafer; cutting through the semiconductor wafer from the back side of the wafer in the scribe line area to form a first cut, the first cut having a first kerf W1 and exposing a part of the first metal layer; forming a nonconductive layer on the back side of the die; forming a second metal layer, the second metal layer having a first section extending over the nonconductive layer and being in electrical contact with the first metal layer; and cutting through the cap in the scribe line area to form a second cut having a second kerf W2 that is less than the first kerf W1, the second cut leaving in place an area of contact between the first and second metal layers.
- In many embodiments, the process also includes forming a second section of the second metal layer in electrical contact with the backside of the semiconductor wafer, the first and second sections of the second metal layer being electrically insulated from each other. The process may also include grinding, lapping or etching the back side of the semiconductor wafer to reduce the thickness of the wafer after attaching the cap to the front side of the wafer.
- In one aspect, the invention includes a process for making an electrical connection between a first location on a first side of a semiconductor die and a second location on a second side of the semiconductor die. The process commences while the die is a part of a semiconductor wafer. The process comprises forming a first metal layer extending laterally from the first location on the first side of the die to an area of the wafer beyond an edge of the die; attaching a cap to the first side of the wafer; cutting through the semiconductor wafer from the second side of the wafer to expose a part of the first metal layer; forming a second metal layer extending laterally from the second location on the second side of the die and along an edge of the die to a region of contact with the first metal layer beyond the edge of the die; and cutting through the cap while leaving intact the region of contact between the first and second metal layers.
- This invention also includes package for a semiconductor device. The package comprises a cap having a width X1; a semiconductor die containing a semiconductor device, the die being attached to the cap with a front side of the die facing the cap and a back side of the die facing away from the cap, the die having a width X2 that is less than X1; a connection pad in electrical contact with the semiconductor device, the contact being located between the die and the cap and having a width no greater than X2; a first metal layer in electrical contact with the connection pad, a first portion of the first metal layer being located between the connection pad and the cap and a second portion of the first metal layer extending laterally beyond an edge of the connection pad; a second metal layer having first and second sections, the first section of the second metal layer being in contact with the second portion of the first metal layer, the second section being in electrical contact with the backside of the wafer, the first and second sections of the second metal layer being electrically insulated from each other.
- In yet another aspect, this invention includes a package for a semiconductor device comprising a semiconductor die containing a semiconductor device, a first side of the die comprising a connection pad; a cap attached to the first side of the die, an edge of the cap extending laterally beyond an edge of the die; a first metal layer in electrical contact with the connection pad, the first metal layer extending laterally and terminating in a first flange beyond an edge of the die; and a second metal layer extending from a second side of the die and along an edge of the die and terminating in a second flange beyond the edge of the die, the second flange being in contact with the first flange.
- Semiconductor packages according to this invention do not require an epoxy capsule or bond wires; the substrate attached to the die serves to protect the die and acts as a heat sink for the die; the packages are very small (e.g.,50% the size of molded packages) and thin; they provide a very low on-resistance for the semiconductor device, particularly if the wafer is ground thinner; they are economical to produce, since they require no molds or lead frames; and they can be used for a wide variety of semiconductor devices such as diodes, MOSFETs, JFETs, bipolar transistors and various types of integrated circuit chips.
- This invention will be better understood by reference to the following drawings (not drawn to scale), in which similar components are similarly numbered.
- FIG. 1 illustrates a top view of a semiconductor wafer.
- FIGS.2A-2B through 4A-4B, 5, 6, and 7A-7B through 12A-12B illustrate the steps of a process of fabricating a semiconductor package in accordance with this invention.
- FIG. 13 illustrates a cross-sectional view of a semiconductor package in accordance with this invention.
- FIG. 14 illustrates an embodiment of the semiconductor package which includes solder balls.
- FIG. 1 shows a top view of a
semiconductor wafer 100 which containsdice wafer 100 would contain hundreds or thousands of dice. The individual dice are separated by a perpendicular network of scribe lines, withscribe lines 108 running in the Y direction and scribelines 110 running in the X direction. Metal pads for connecting to external circuit elements are located on the top surface of each of thedice 100A-100N. For example, sincedice 100A-100N contain vertical power MOSFETs, each die has asource connection pad 106S and agate connection pad 106G. - Wafer100 is typically has a thickness in the range of 15-30 mils. Wafer 100 is typically silicon but it could also be another semiconductor material such as silicon carbide or gallium arsenide.
- As described above, before
dice 100A-100N can be used they must be packaged in a form that allows them to be connected to external circuitry. - The process of this invention is illustrated in FIGS.2A-2B through 4A-4B, 5, 6, and 7A-7B through 12A-12B, which show
dice semiconductor wafer 100. In each drawing where applicable, the figure labeled “A” is taken from a top or bottom view of the wafer; the figure labeled “B” is a cross-sectional view taken at the section labeled “B-B” in the “A” figure. As described below, in the course of the process the wafer is attached to a “cap”, the front side of the wafer normally facing the cap. In the finished package, the wafer is positioned under the cap, although at some points in the process the structure may be inverted, with the cap under the wafer. Unless the context clearly indicates otherwise, as used herein “above”, “below”, “over”, “under” and other similar terms refer to the package in its finished form with the cap above the wafer. - This invention will be described with respect to a package for a vertical power MOSFET, which typically has source and gate terminals on its front side and a drain terminal on its back side. It should be understood, however, that the broad principles of this invention can be used to fabricate a package for any type of semiconductor die which has one or more terminals on both its front and back sides or on its front side alone. As used herein, the “front side” of a die or wafer refers to the side of the die or wafer on which the electrical devices and/or a majority of the connection pads are located; “back side” refers to the opposite side of the die or wafer. The directional arrow labeled “Z” points to the front side of the wafer and identifies the drawings in which the wafer is inverted.
- Referring to FIGS.2A-2B, since
dice gate metal layer 102G and a source metal layer 102S overlying the top surface of the silicon or other semiconductor material.Gate metal layers 102G and source metal layers 102S are in electrical contact with the gate and source terminals (not shown), respectively, of the power MOSFETs withindice layers 102G and 102S is shown by the dashed lines. Typically,metal layers 102G and 102S include aluminum, although copper layers are also being used. In most embodiments of this invention,metal layers 102G and 102S need to be modified so that they will adhere to a solder metal such as tin/lead, for the reasons described below. If there is a native oxide layer on the metal, this native oxide layer must first be removed. Then a solderable metal, such as gold, nickel or silver, is deposited on the exposed metal. The removal of the oxide layer and deposition of a solderable metal can be accomplished by means of a number of known processes. For example, an aluminum layer can be sputter-etched to remove the native aluminum oxide layer and then gold, silver or nickel can be sputtered onto the aluminum. Alternatively, the die can be dipped in a liquid etchant to strip away the oxide layer and the solderable metal can then be deposited by electroless or electrolytic plating. Electroless plating includes the use of a “zincating” process to displace the oxide, followed by the plating of nickel to displace the zincate. - In one
embodiment metal layers 102G and 102S include a 3 μm sublayer of Al overlain by a 1,000 Å TiN sublayer and a 500 Å Ti sublayer. - A
passivation layer 104 overlies a portion ofgate metal layers 102G and source metal layers 102S, and openings inpassivation layer 104 definegate connection pads 106G andsource connection pads 106S.Passivation layer 104 can be formed of phosphosilicate glass (PSG) 1 mil thick, for example. -
Dice scribe line 108, which can be 6 mils wide.X-scribe lines 110 perpendicular toscribe line 108 at the top and bottom ofdice - A sublayer202 of titanium is sputtered onto the front side of
wafer 100, and a sublayer 204 of aluminum is sputtered over the titanium sublayer 202. For example, titanium sublayer 202 may be 500 Å thick and aluminum sublayer 204 may be 3 μm thick. Sublayers 202 and 204 are then masked and etched, using conventional photolithographic and etching processes, so that the portions of sublayers 202 and 204 shown in FIGS. 3A-3B remain.Portions gate connection pads 106G andportions source connection pads 106S.Portions portions sublayers scribe line 108. - A 10 μm nickel sublayer206 is then plated electrolessly onto the top surface of aluminum sublayers 204G and 204S and a 0.1 μm gold sublayer 208 is plated on nickel sublayer 206. The resulting structure is shown in FIGS. 4A-4B, with
portions gate connection pads 106G andportions source connection pads 106S.Portions portions - Together sublayers202, 204, 206 and 208 in each die form a
first metal layer 209. In other embodiments, thefirst metal layer 209 can include fewer or more than four sublayers, and the sublayers can be deposited by any of the known processes such as sputtering, evaporation, electroless or electrolytic plating, stencil printing or screen-printing. Sublayers 202, 204, 206 and 208 will sometimes be referred to herein collectively as “first metal layer 209”. - A
cap 212 is attached to the front side ofwafer 100 with a nonconductiveadhesive layer 210.Layer 210 can be 25 μm thick and can be an epoxy.Cap 212 can be made of glass, plastic or copper and can be 250-500 μm thick. This structure is shown in FIG. 5, withwafer 100 being inverted from the previous drawings andcap 212 being shown belowwafer 100. - As shown in FIG. 6,
wafer 100 is then optionally ground from its back side to a thickness of 3-4 mils or as thin as is possible without damaging the internal microstructure of the semiconductor devices within the dice (which can be, for example, trench-gated MOSFETs). For example, a grinding machine available from Strausbaugh can be used. This is possible because of the support provided bycap 212. Grinding reduces the resistance to current flow from the front side to the back side ofwafer 100. - As an alternative to grinding,
wafer 100 can be thinned by lapping or etching the back side of the wafer. - Preferably using a taper saw, a cut is then made along Y-
scribe line 108 from the back side ofwafer 100, leaving a thickness of about 1 mil of silicon at the location of the cut The kerf of the saw cut is indicated as W1. The remaining thickness of silicon is then etched, using a known silicon etchant, to expose the portion of thefirst metal layer 209 that extends into the area of Y-scribe line 108. In this case, the titanium sublayer 202 is initially exposed. The cut does not extend all the way through thefirst metal layer 209 to theadhesive layer 210 andcap 212. The resulting structure is shown in FIGS. 7A and 7B. - An insulating
layer 214, which can be made of polyimide, PSG, nonconductive epoxy, or another nonconductive material, is deposited on the back side ofwafer 100. Insulatinglayer 214 can be deposited by spin-coating, dispensing or screen-printing and can be 1 mil thick. Insulatinglayer 214 is masked and etched, using normal photolithographic and etching techniques, so that portions of insulatinglayer 214 overlying thefirst metal layer 209 and portions of the backside of thewafer 100 are removed, as shown in FIGS. 8A and 8B. - In some embodiments, particularly if the side of the wafer facing away from the cap is already covered by an insulating layer (e.g., a passivation layer), it may be possible to omit the deposition of an insulating layer.
- A sublayer216 of titanium is sputtered onto the back side of
wafer 100, and a sublayer 218 of aluminum is sputtered over the titanium sublayer 216. For example, titanium sublayer 216 may be 500 A thick and aluminum sublayer 218 may be 3 μm thick. Sublayers 216 and 218 are then masked and etched, using conventional photolithographic and etching processes, so that the portions of sublayers 216 and 218 shown in FIGS. 9A and 9B remain.Sections first metal layers 209 in thescribe line area 108, and by means of the first metal layers 209sections gate connection pads 106G.Sections first metal layers 209 in thescribe line area 108 and by means of thefirst metal layers 209 are in electrical contact with thesource connection pads 106S.Sections dice Sections insulating layer 214 on the back side ofdice Sections - A 10 μm nickel sublayer220 is then plated electrolessly onto the top surface of
aluminum sublayers sections sections sections sections sections sections - Together sublayers216, 218, 220 and 222 in each of
dice second metal layer 223. In other embodiments, thesecond metal layer 223 can include fewer or more than four sublayers, and the sublayers can be deposited by any of the known processes such as sputtering, evaporation, electroless or electrolytic plating, or screen-printing. Sublayers 216, 218, 220 and 222 will sometimes be referred to herein collectively as “second metal layer 223”. - As shown in FIGS. 11A and 11B, solder paste is screen-printed on the second metal layers224 and then reflowed to form solder posts 224G, 224S and 224D. The solder paste can be 4-5 mils thick. Solder posts 224G, 224S and 224D are electrically insulated from each other. Solder balls, studs, or layers can be used in place of solder posts.
- Finally, as shown in FIGS. 12A and 12B,
dice cap 212 along Y-scribe line 108, preferably in the same direction as the first cut, from the back side to the front side of the dice. The kerf of the cut (W2) is less than W1 so that the portions of the first and second metal layers 209, 223 that extend into the scribe line area are left in place. The dice are also separated along the X-scribe lines 110. As an alternative to saw-cutting,cap 212 can be cut using other known processes such as photolithographic patterning and etching. - The resulting
semiconductor package 226, includingdie 100A, is shown in the cross-sectional view of FIG. 13.Package 226 is oriented with acap 212A overdie 100A. As shown,cap 212A has a width X1.Die 100A is attached to cap 212A, with a front side ofdie 100 A facing cap 212A and a back side of 100A die facing away fromcap 212A.Die 100A has a width X2 that is less than X1.Connection pad 106G is in electrical contact with the semiconductor device withindie 100A. Thegate metal layer 102G andgate connection pad 106G are located betweendie 100A andcap 212A. Thefirst metal layer 209 is in electrical contact withgate connection pad 106G. Afirst section 209A of thefirst metal layer 209 is located betweengate metal layer 102G andcap 212A, and asecond section 209B of thefirst metal layer 209 extends laterally beyond the edge ofgate metal layer 102G. Asecond metal layer 223 has first andsecond sections first section 223A of thesecond metal layer 223 is in contact with thesecond section 209B of thefirst metal layer 209 at a location beyond the edge of thedie 100A and is insulated from the back side ofdie 100A by insulatinglayer 214. Thefirst section 223A of thesecond metal layer 223 also includes a slantedportion 223X that extends at an oblique angle along the edge of thedie 100A. Thesecond section 223B of thesecond metal layer 223 is in electrical contact with the backside of thedie 100A. - It will be apparent that the
first metal layer 209 terminates in a first “flange” 209F which extends beyond the edge of thedie 100A, and that the second metal layer extends along the edge of thedie 100A and terminates in a second “flange” 223F beyond the edge of thedie 100A, and that the first andsecond flanges die 100A. -
Package 226 can easily be mounted on, for example, a PCB usingsolder posts Solder post 224S is not shown in FIG. 13 but it too would be connected to the PCB so that the source, gate, and drain terminals of the MOSFET would be connected to the external circuitry. The drain terminal is on the back side ofdie 100A and is electrically connected viasection 223B ofsecond metal layer 223. Package 226 contains no wire bonds and, as has been shown, can be manufactured in a batch process using the entire wafer. - FIG. 14 shows an embodiment of
semiconductor package 226 which includessolder balls 230 instead of solder posts. The solder balls may be applied in a conventional manner by depositing and reflowing solder paste or by other processes such as screen-printing or solder Jetting (using, for example, equipment available from Pac Tech GmbH, Am Schlangenhorst 15-17, 14641 Nauen, Germany), or by using the wafer level solder ball mounter available from Shibuya Kogyo Co., Ltd., Mameda-Honmachi, Kanazawa 920-8681, Japan. Conductive polymer bumps are another alternative, using for example thermosetting polymers, B-state adhesives, or thermoplastic polymers. - While a specific embodiment of this invention has been described, the described embodiment is intended to be illustrative and not limiting. It will be apparent to those who are skilled in the art that numerous alternative embodiments are possible within the broad scope of this invention.
Claims (70)
1. A process of fabricating a semiconductor device package comprising:
providing a semiconductor wafer having a front side and a back side and comprising a plurality of dice separated by scribe lines, each die comprising a semiconductor device, a surface of a front side of a die comprising a passivation layer and at least one connection pad in electrical contact with the semiconductor device;
forming a first metal layer in electrical contact with the at least one connection pad, a portion of the first metal layer extending laterally beyond an edge of the die;
attaching a cap to the front side of the wafer;
cutting through the semiconductor wafer from the back side of the wafer in the scribe line area to form a first cut, the first cut having a first kerf W1 and exposing a part of the first metal layer;
forming a nonconductive layer on at least a portion of the back side of the die;
forming a second metal layer, the second metal layer being in electrical contact with the first metal layer and having a first section extending over the nonconductive layer; and
cutting through the cap in the scribe line area to form a second cut having a second kerf W2 that is less than the first kerf W1, the second cut leaving in place an area of contact between the first and second metal layers.
2. The process of wherein the semiconductor device is a MOSFET and the front side of the die comprises a source connection pad and a gate connection pad, a source portion of the first metal layer being in contact with the source connection pad, a gate portion of the first metal layer being in contact with the gate connection pad, the source and gate portions of the first metal layer being electrically insulated from each other, the first section of the second metal layer being in contact with the source section of the first metal layer, the second metal layer comprising a second section in contact with the gate section of the first metal layer and a third section in contact with a drain terminal on the back side of the die, the first, second and third sections of the second metal layer being electrically insulated from each other.
claim 1
3. The process of wherein forming a first metal layer comprises sputtering a first metal sublayer and sputtering a second metal sublayer on the first metal sublayer.
claim 1
4. The process of wherein the first metal sublayer comprises titanium and the second metal sublayer comprises aluminum.
claim 3
5. The process of wherein forming a first metal layer comprises plating a third metal sublayer on the second metal sublayer.
claim 4
6. The process of wherein the third metal sublayer comprises nickel.
claim 5
7. The process of wherein forming a first metal layer comprises plating a fourth metal sublayer on the third metal sublayer.
claim 6
8. The process of wherein the fourth metal sublayer comprises gold.
claim 7
9. The process of wherein the cap is made of a material selected from the group consisting of glass, plastic, aluminum and copper.
claim 1
10. The process of wherein attaching a cap to the front side of the wafer comprises attaching the cap with a nonconductive adhesive.
claim 1
11. The process of further comprising thinning the semiconductor wafer after attaching a cap to the front side of the wafer.
claim 1
12. The process of wherein thinning the semiconductor wafer comprises grinding the back side of the wafer.
claim 11
13. The process of wherein thinning the semiconductor wafer comprises lapping the back side of the wafer.
claim 11
14. The process of wherein thinning the semiconductor wafer comprises etching the back side of the wafer.
claim 11
15. The process of wherein thinning the wafer comprises making the wafer as thin as is possible without damaging the internal microstructure of the semiconductor devices within the wafer.
claim 11
16. The process of wherein cutting through the semiconductor wafer from the back side of the wafer comprises cutting with a taper saw and etching.
claim 1
17. The process of wherein the first cut does not extend entirely through the first metal layer.
claim 1
18. The process of wherein forming a nonconductive layer on a back side of the die comprises:
claim 1
depositing a layer of a nonconductive material;
depositing a mask layer on the layer of nonconductive material;
removing a portion of the mask layer to form openings in the mask layer, the openings overlying the second portion of the backside of the die and part of the first metal layer that was exposed by the first cut; and
etching the layer of nonconductive material through the openings in the mask layer.
19. The process of wherein forming a nonconductive layer on a back side of the die comprises screen-printing.
claim 1
20. The process of wherein forming a second metal layer comprises sputtering a first metal sublayer and sputtering a second metal sublayer on the first metal sublayer.
claim 1
21. The process of wherein the first metal sublayer comprises titanium and the second metal sublayer comprises aluminum.
claim 20
22. The process of wherein forming a second metal layer comprises plating a third metal sublayer on the second metal sublayer.
claim 21
23. The process of wherein the third metal sublayer comprises nickel.
claim 22
24. The process of wherein forming a second metal layer comprises plating a fourth metal sublayer on the third metal sublayer.
claim 23
25. The process of wherein the fourth metal sublayer comprises gold.
claim 24
26. The process of further comprising forming at least one solder post on at least a part of the second metal layer.
claim 1
27. The process of further comprising forming at least one solder ball on at least a part of the second metal layer.
claim 1
28. The process of wherein forming at least one solder ball comprises screen-printing.
claim 27
29. The process of wherein forming at least one solder ball comprises solder jetting.
claim 27
30. The process of further comprising forming at least one conductive polymer ball on at least a part of the second metal layer.
claim 1
31. The process of wherein cutting through the cap comprises sawing.
claim 1
32. The process of wherein cutting through the cap comprises photolithographic patterning and etching.
claim 1
33. The process of further comprising cutting through the wafer and the cap in a direction perpendicular to the first and second cuts to separate the dice.
claim 1
34. The process of wherein the semiconductor device comprises a MOSFET.
claim 1
35. The process of wherein the semiconductor device comprises a diode.
claim 1
36. The process of wherein the semiconductor device comprises a JFET.
claim 1
37. The process of wherein the semiconductor device comprises a bipolar transistor.
claim 1
38. The process of wherein the semiconductor device comprises an IC.
claim 1
39. A process of fabricating a package for a power MOSFET comprising:
providing a semiconductor wafer having a front side and a back side and comprising a plurality of dice separated by scribe lines, each die comprising a power MOSFET, a surface of a front side of a die comprising a passivation layer, a gate connection pad and a source connection pad, a back side of the die comprising a drain terminal;
forming a front side gate metal layer in electrical contact with the gate connection pad, a portion of the front side gate metal layer extending laterally beyond an edge of the die;
forming a front side source metal layer in electrical contact with the source connection pad, a portion of the front side source metal layer extending laterally beyond the edge of the die, the front side gate and front side source metal layers being electrically insulated from each other;
attaching a cap to the front side of the wafer;
cutting through the semiconductor wafer from the back side of the wafer in the scribe line area to form a first cut, the first cut having a first kerf W1 and exposing a part of the front side gate and front side source metal layers;
forming a nonconductive layer on a portion of the back side of the die, the nonconductive layer leaving uncovered an exposed portion of the front side gate metal layer, an exposed portion of the front side source metal layer, and an exposed portion of a drain terminal of the MOSFET;
forming a back side gate metal layer, the back side gate metal layer extending over the nonconductive layer and electrically contacting the front side gate metal layer in a first area of contact;
forming a back side source metal layer, the back side source metal layer extending over the nonconductive layer and electrically contacting the front side source metal layer in a second area of contact;
forming a back side drain metal layer on the back side of the die in electrical contact with a drain terminal of the MOSFET;
cutting through the cap in the scribe line area to form a second cut having a second kerf W2 that is less than the first kerf W1, the second cut leaving in place the first and second areas of contact; and
cutting through the wafer and the cap in a direction perpendicular to the first and second cuts to separate the dice.
40. The process of wherein the first cut does not extend entirely through the first and second metal layers
claim 39
41. A process for making an electrical connection between a first location on a first side of a semiconductor die and a second location on a second side of the semiconductor die, the process commencing while the die is a part of a semiconductor wafer, the process comprising:
forming a first metal layer extending laterally from the first location on the first side of the die to an area of the wafer beyond an edge of the die;
attaching a cap to the first side of the wafer;
cutting through the semiconductor wafer from the second side of the wafer to expose a part of the first metal layer;
forming a second metal layer extending laterally from the second location on the second side of the die and along an edge of the die to a region of contact with the first metal layer beyond the edge of the die; and
cutting through the cap while leaving intact the region of contact between the first and second metal layers.
42. The process of comprising forming a nonconductive layer adjacent at least a portion of the second side of the die, wherein a portion of the second metal layer overlies the nonconductive layer.
claim 41
43. The process of wherein cutting through the semiconductor wafer comprises etching the semiconductor wafer to expose the part of the first metal layer.
claim 41
44. A package for a semiconductor device comprising:
a semiconductor die containing a semiconductor device, a front side of the die comprising at least one connection pad in electrical contact with at least one terminal of the semiconductor device;
a cap attached to the front side of the die;
a first metal layer in electrical contact with the connection pad, a first portion of the first metal layer being located between the die and the cap and a second portion of the first metal layer extending laterally beyond an edge of the die; and
a nonconductive layer adjacent a portion of the back side of the die; and
a second metal layer comprising a first section, the first section of the second metal layer being in electrical contact with the second portion of the first metal layer at a location beyond the edge of the die and extending around the edge of the die to a location adjacent the nonconductive layer on the back side of the die.
45. The package of wherein the die is as thin as possible without damaging the internal microstructure of the semiconductor device.
claim 44
46. The package of wherein the first section of the second metal layer includes a slanted portion adjacent the edge of the die.
claim 44
47. The package of wherein the first metal layer includes a plurality of sublayers.
claim 44
48. The package of wherein the first metal layer includes at least one sputtered sublayer.
claim 44
49. The package of wherein the first metal layer includes at least one plated sublayer.
claim 44
50. The package of wherein the second metal layer includes a plurality of sublayers.
claim 44
51. The package of wherein the second metal layer includes at least one sputtered sublayer.
claim 44
52. The package of wherein the second metal layer includes at least one plated sublayer.
claim 44
53. The package of wherein the second metal layer includes a second section in electrical contact with a second terminal of the semiconductor device on the backside of the die, the second section of the second metal layer being electrically insulated from the first section of the second metal layer.
claim 44
54. The package of comprising at least a first solder post in contact with the first section of the second metal layer and at least a second solder post in contact with the second section of the second metal layer.
claim 44
55. The package of comprising at least a first solder ball in contact with the first section of the second metal layer and at least a second solder ball in contact with the second section of the second metal layer.
claim 44
56. The package of comprising at least a first conductive polymer ball in contact with the first metal layer and at least a second conductive polymer ball in contact with the second metal layer.
claim 44
57. The package of wherein an edge of the cap extends laterally beyond an edge of the die.
claim 44
58. The package of wherein the cap has a width X1 and the die has a width X2, X1 being greater than X2.
claim 44
59. The package of wherein the die comprises a vertical power MOSFET.
claim 44
60. The package of wherein the die comprises a diode.
claim 44
61. The package of wherein the die comprises a bipolar transistor.
claim 44
62. The package of wherein the die comprises a JFET.
claim 44
63. The package of wherein the die comprises a IC.
claim 44
64. A package for a MOSFET comprising:
a semiconductor die containing a MOSFET and having a width X2, a front side of the die comprising a source connection pad in electrical contact with a source terminal and a gate connection pad in electrical contact with a gate terminal, a back side of the die comprising a drain terminal;
a cap having a width X1 greater than X2 and being attached to the front side of the die;
a first source metal layer in electrical contact with the source connection pad, a first portion of the first source metal layer being located between the die and the cap and a second portion of the first source metal layer extending laterally beyond an edge of the die;
a first gate metal layer in electrical contact with the gate connection pad, a first portion of the first gate metal layer being located between the die and the cap and a second portion of the first gate metal layer extending laterally beyond an edge of the die;
a nonconductive layer adjacent a portion of the back side of the die; and
a second source metal layer in electrical contact with the second portion of the first source metal layer at a location beyond the edge of the die and extending around the edge of the die to a location adjacent the nonconductive layer on the back side of the die;
a second gate metal layer in electrical contact with the second portion of the first gate metal layer at a location beyond the edge of the die and extending around the edge of the die to a location adjacent the nonconductive layer on the back side of the die, the first and second source metal layers being electrically insulated from the first and second gate metal layers; and
a drain metal layer on the back side of the die in electrical contact with the drain terminal.
65. The package of further comprising at least one solder post in contact with the second source metal layer, at least one solder post in contact with the second gate metal layer, and at least one solder post in contact with the drain metal layer.
claim 64
66. The package of further comprising at least one solder ball in contact with the second source metal layer, at least one solder ball in contact with the second gate metal layer, and at least one solder ball in contact with the drain metal layer.
claim 64
67. The package of further comprising at least one conductive polymer ball in contact with the second source metal layer, at least one conductive polymer ball in contact with the second gate metal layer, and at least one conductive polymer ball in contact with the drain metal layer.
claim 64
68. A package for a semiconductor device comprising:
a semiconductor die containing a semiconductor device, a first side of the die comprising a connection pad;
a cap attached to the first side of the die;
a first metal layer in electrical contact with the connection pad, the first metal layer extending laterally and terminating in a first flange beyond an edge of the die; and
a second metal layer extending from a second side of the die and along an edge of the die and terminating in a second flange beyond the edge of the die, the second flange being in contact with the first flange.
69. The package of wherein an edge of the cap extends laterally beyond an edge of the die
claim 68
70. The package of wherein the first and second flanges extend longitudinally outward from die in a direction parallel to the sides of die.
claim 68
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/792,217 US20010009298A1 (en) | 1999-09-13 | 2001-02-23 | Chip scale surface mount packages for semiconductor device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/395,094 US6316287B1 (en) | 1999-09-13 | 1999-09-13 | Chip scale surface mount packages for semiconductor device and process of fabricating the same |
US09/792,217 US20010009298A1 (en) | 1999-09-13 | 2001-02-23 | Chip scale surface mount packages for semiconductor device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/395,094 Division US6316287B1 (en) | 1999-09-13 | 1999-09-13 | Chip scale surface mount packages for semiconductor device and process of fabricating the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20010009298A1 true US20010009298A1 (en) | 2001-07-26 |
Family
ID=23561662
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/395,094 Expired - Lifetime US6316287B1 (en) | 1999-09-13 | 1999-09-13 | Chip scale surface mount packages for semiconductor device and process of fabricating the same |
US09/792,217 Abandoned US20010009298A1 (en) | 1999-09-13 | 2001-02-23 | Chip scale surface mount packages for semiconductor device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/395,094 Expired - Lifetime US6316287B1 (en) | 1999-09-13 | 1999-09-13 | Chip scale surface mount packages for semiconductor device and process of fabricating the same |
Country Status (7)
Country | Link |
---|---|
US (2) | US6316287B1 (en) |
EP (1) | EP1085569A3 (en) |
JP (1) | JP2001085367A (en) |
KR (1) | KR100569479B1 (en) |
CN (1) | CN1320617C (en) |
SG (1) | SG92671A1 (en) |
TW (1) | TW442854B (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6933237B2 (en) | 2002-06-21 | 2005-08-23 | Hewlett-Packard Development Company, L.P. | Substrate etch method and device |
US20060138629A1 (en) * | 2004-12-24 | 2006-06-29 | Seiko Epson Corporation | Method of manufacturing semiconductor device, semiconductor device, stacked semiconductor device, circuit board and electronic instrument |
CN109830890A (en) * | 2019-01-15 | 2019-05-31 | 华天慧创科技(西安)有限公司 | The encapsulating structure and packaging method of a kind of chip module, wafer stage chip |
US11239171B2 (en) | 2019-11-07 | 2022-02-01 | Samsung Electronics Co., Ltd. | Semiconductor device and semiconductor package including the same |
Families Citing this family (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7211877B1 (en) * | 1999-09-13 | 2007-05-01 | Vishay-Siliconix | Chip scale surface mount package for semiconductor device and process of fabricating the same |
KR100314133B1 (en) * | 1999-11-26 | 2001-11-15 | 윤종용 | Semiconductor chip having edge with an anti-moisture-absorption film and forming method of the anti-moisture-absorption film |
US6856006B2 (en) * | 2002-03-28 | 2005-02-15 | Siliconix Taiwan Ltd | Encapsulation method and leadframe for leadless semiconductor packages |
DE10206919A1 (en) * | 2002-02-19 | 2003-08-28 | Infineon Technologies Ag | Production of a cover for a region of a substrate used for a SAW or BAW filter or a micromechanical element comprises forming a frame structure in the region of the substrate, and applying a lid structure on the frame structure |
TWI232560B (en) * | 2002-04-23 | 2005-05-11 | Sanyo Electric Co | Semiconductor device and its manufacture |
SG107595A1 (en) | 2002-06-18 | 2004-12-29 | Micron Technology Inc | Semiconductor devices and semiconductor device components with peripherally located, castellated contacts, assembles and packages including such semiconductor devices or packages and associated methods |
TWI229435B (en) * | 2002-06-18 | 2005-03-11 | Sanyo Electric Co | Manufacture of semiconductor device |
SG111069A1 (en) * | 2002-06-18 | 2005-05-30 | Micron Technology Inc | Semiconductor devices including peripherally located bond pads, assemblies, packages, and methods |
TWI282158B (en) * | 2002-10-11 | 2007-06-01 | Siliconware Precision Industries Co Ltd | Semiconductor package with ground-enhancing chip and fabrication method thereof |
TWI227550B (en) * | 2002-10-30 | 2005-02-01 | Sanyo Electric Co | Semiconductor device manufacturing method |
JP4401066B2 (en) * | 2002-11-19 | 2010-01-20 | 三洋電機株式会社 | Semiconductor integrated device and manufacturing method thereof |
JP2004288816A (en) * | 2003-03-20 | 2004-10-14 | Seiko Epson Corp | Semiconductor wafer, semiconductor device and its manufacturing process, circuit board and electronic apparatus |
JP4342832B2 (en) | 2003-05-16 | 2009-10-14 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US6768189B1 (en) * | 2003-06-04 | 2004-07-27 | Northrop Grumman Corporation | High power chip scale package |
TWI225696B (en) * | 2003-06-10 | 2004-12-21 | Advanced Semiconductor Eng | Semiconductor package and method for manufacturing the same |
JP4401181B2 (en) * | 2003-08-06 | 2010-01-20 | 三洋電機株式会社 | Semiconductor device and manufacturing method thereof |
US7612443B1 (en) | 2003-09-04 | 2009-11-03 | University Of Notre Dame Du Lac | Inter-chip communication |
US6972243B2 (en) * | 2003-09-30 | 2005-12-06 | International Business Machines Corporation | Fabrication of semiconductor dies with micro-pins and structures produced therewith |
SG120123A1 (en) * | 2003-09-30 | 2006-03-28 | Micron Technology Inc | Castellated chip-scale packages and methods for fabricating the same |
JP3767864B2 (en) * | 2004-02-16 | 2006-04-19 | ローム株式会社 | Manufacturing method of mesa type semiconductor device |
US7371676B2 (en) * | 2005-04-08 | 2008-05-13 | Micron Technology, Inc. | Method for fabricating semiconductor components with through wire interconnects |
US7393770B2 (en) | 2005-05-19 | 2008-07-01 | Micron Technology, Inc. | Backside method for fabricating semiconductor components with conductive interconnects |
WO2007005864A1 (en) * | 2005-07-01 | 2007-01-11 | King Owyang | Complete power management system implemented in a single surface mount package |
US7307348B2 (en) | 2005-12-07 | 2007-12-11 | Micron Technology, Inc. | Semiconductor components having through wire interconnects (TWI) |
TWI324800B (en) | 2005-12-28 | 2010-05-11 | Sanyo Electric Co | Method for manufacturing semiconductor device |
US7659612B2 (en) | 2006-04-24 | 2010-02-09 | Micron Technology, Inc. | Semiconductor components having encapsulated through wire interconnects (TWI) |
US7901989B2 (en) | 2006-10-10 | 2011-03-08 | Tessera, Inc. | Reconstituted wafer level stacking |
US8513789B2 (en) | 2006-10-10 | 2013-08-20 | Tessera, Inc. | Edge connect wafer level stacking with leads extending along edges |
US7476563B2 (en) | 2006-11-17 | 2009-01-13 | Freescale Semiconductor, Inc. | Method of packaging a device using a dielectric layer |
US7588951B2 (en) * | 2006-11-17 | 2009-09-15 | Freescale Semiconductor, Inc. | Method of packaging a semiconductor device and a prefabricated connector |
US7807511B2 (en) * | 2006-11-17 | 2010-10-05 | Freescale Semiconductor, Inc. | Method of packaging a device having a multi-contact elastomer connector contact area and device thereof |
US7696016B2 (en) * | 2006-11-17 | 2010-04-13 | Freescale Semiconductor, Inc. | Method of packaging a device having a tangible element and device thereof |
EP2186134A2 (en) | 2007-07-27 | 2010-05-19 | Tessera, Inc. | Reconstituted wafer stack packaging with after-applied pad extensions |
US8053280B2 (en) * | 2007-11-02 | 2011-11-08 | Infineon Technologies Ag | Method of producing multiple semiconductor devices |
US8323996B2 (en) * | 2009-03-02 | 2012-12-04 | Infineon Technologies Ag | Semiconductor device |
US8362606B2 (en) | 2010-07-29 | 2013-01-29 | Alpha & Omega Semiconductor, Inc. | Wafer level chip scale package |
US9064881B2 (en) * | 2010-11-11 | 2015-06-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Protecting flip-chip package using pre-applied fillet |
US9620473B1 (en) | 2013-01-18 | 2017-04-11 | University Of Notre Dame Du Lac | Quilt packaging system with interdigitated interconnecting nodules for inter-chip alignment |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5270261A (en) | 1991-09-13 | 1993-12-14 | International Business Machines Corporation | Three dimensional multichip package methods of fabrication |
US5753529A (en) | 1994-05-05 | 1998-05-19 | Siliconix Incorporated | Surface mount and flip chip technology for total integrated circuit isolation |
US5767578A (en) | 1994-10-12 | 1998-06-16 | Siliconix Incorporated | Surface mount and flip chip technology with diamond film passivation for total integated circuit isolation |
JP3374880B2 (en) * | 1994-10-26 | 2003-02-10 | 三菱電機株式会社 | Semiconductor device manufacturing method and semiconductor device |
US5841193A (en) * | 1996-05-20 | 1998-11-24 | Epic Technologies, Inc. | Single chip modules, repairable multichip modules, and methods of fabrication thereof |
EP2270846A3 (en) | 1996-10-29 | 2011-12-21 | ALLVIA, Inc. | Integrated circuits and methods for their fabrication |
US5910687A (en) * | 1997-01-24 | 1999-06-08 | Chipscale, Inc. | Wafer fabrication of die-bottom contacts for electronic devices |
US6051489A (en) * | 1997-05-13 | 2000-04-18 | Chipscale, Inc. | Electronic component package with posts on the active side of the substrate |
JP3351706B2 (en) * | 1997-05-14 | 2002-12-03 | 株式会社東芝 | Semiconductor device and method of manufacturing the same |
JPH1167960A (en) * | 1997-08-20 | 1999-03-09 | Nec Corp | Semiconductor package and mounting board thereof |
US5888884A (en) * | 1998-01-02 | 1999-03-30 | General Electric Company | Electronic device pad relocation, precision placement, and packaging in arrays |
-
1999
- 1999-09-13 US US09/395,094 patent/US6316287B1/en not_active Expired - Lifetime
- 1999-12-06 KR KR1019990055094A patent/KR100569479B1/en not_active IP Right Cessation
- 1999-12-07 JP JP34742599A patent/JP2001085367A/en active Pending
- 1999-12-13 CN CNB991261232A patent/CN1320617C/en not_active Expired - Fee Related
- 1999-12-21 EP EP19990125343 patent/EP1085569A3/en not_active Withdrawn
-
2000
- 2000-01-07 TW TW088120331A patent/TW442854B/en not_active IP Right Cessation
- 2000-01-26 SG SG200000518A patent/SG92671A1/en unknown
-
2001
- 2001-02-23 US US09/792,217 patent/US20010009298A1/en not_active Abandoned
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6933237B2 (en) | 2002-06-21 | 2005-08-23 | Hewlett-Packard Development Company, L.P. | Substrate etch method and device |
US20060138629A1 (en) * | 2004-12-24 | 2006-06-29 | Seiko Epson Corporation | Method of manufacturing semiconductor device, semiconductor device, stacked semiconductor device, circuit board and electronic instrument |
CN109830890A (en) * | 2019-01-15 | 2019-05-31 | 华天慧创科技(西安)有限公司 | The encapsulating structure and packaging method of a kind of chip module, wafer stage chip |
US11239171B2 (en) | 2019-11-07 | 2022-02-01 | Samsung Electronics Co., Ltd. | Semiconductor device and semiconductor package including the same |
US11694963B2 (en) | 2019-11-07 | 2023-07-04 | Samsung Electronics Co., Ltd. | Semiconductor device and semiconductor package including the same |
Also Published As
Publication number | Publication date |
---|---|
JP2001085367A (en) | 2001-03-30 |
TW442854B (en) | 2001-06-23 |
KR20010029428A (en) | 2001-04-06 |
CN1288257A (en) | 2001-03-21 |
EP1085569A3 (en) | 2003-04-02 |
SG92671A1 (en) | 2002-11-19 |
KR100569479B1 (en) | 2006-04-07 |
US6316287B1 (en) | 2001-11-13 |
CN1320617C (en) | 2007-06-06 |
EP1085569A2 (en) | 2001-03-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6316287B1 (en) | Chip scale surface mount packages for semiconductor device and process of fabricating the same | |
US6562647B2 (en) | Chip scale surface mount package for semiconductor device and process of fabricating the same | |
US6441475B2 (en) | Chip scale surface mount package for semiconductor device and process of fabricating the same | |
US7211877B1 (en) | Chip scale surface mount package for semiconductor device and process of fabricating the same | |
US9824949B2 (en) | Packaging solutions for devices and systems comprising lateral GaN power transistors | |
US8890296B2 (en) | Wafer level chip scale package | |
US10199311B2 (en) | Leadless semiconductor packages, leadframes therefor, and methods of making | |
US20030001281A1 (en) | Stacked chip package having upper chip provided with trenches and method of manufacturing the same | |
US20210183799A1 (en) | Ultra-thin multichip power devices | |
US10049994B2 (en) | Contact pads with sidewall spacers and method of making contact pads with sidewall spacers | |
JPH0562980A (en) | Semiconductor device and manufacture thereof | |
US20200286844A1 (en) | Semiconductor device with electroplated copper structures | |
US8736062B2 (en) | Pad sidewall spacers and method of making pad sidewall spacers | |
JP2000100864A (en) | Semiconductor device and assembly thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |