US20010010083A1 - Integrated circuit device and method and apparatus for inspecting the same - Google Patents
Integrated circuit device and method and apparatus for inspecting the same Download PDFInfo
- Publication number
- US20010010083A1 US20010010083A1 US09/115,652 US11565298A US2001010083A1 US 20010010083 A1 US20010010083 A1 US 20010010083A1 US 11565298 A US11565298 A US 11565298A US 2001010083 A1 US2001010083 A1 US 2001010083A1
- Authority
- US
- United States
- Prior art keywords
- instruction code
- data
- register
- processing unit
- central processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/261—Functional testing by simulating additional hardware, e.g. fault simulation
Definitions
- the present invention relates to an integrated circuit device comprising at least a central processing unit, a bus control circuit, and an inspection control circuit, and a method of and an apparatus for inspecting such an integrated circuit device.
- ICE In-Circuit Emulator
- the ICE system reads all input and output signals of an integrated circuit device to emulate internal operations thereof. Therefore, the ICE system is capable of debugging an integrated circuit device while it is in a development stage.
- the ICE system is required to connect its connection terminals individually to all the input and output terminals of an integrated circuit device to be inspected, it is difficult to use the ICE system with respect to an integrated circuit device as it is mounted on a circuit board.
- an integrated circuit device incorporating a built-in inspection control circuit which is capable of debugging the integrated circuit device while it is mounted on a circuit board.
- FIG. 1 shows in block form an internal structure of the integrated circuit device.
- the integrated circuit device generally designated by 100 , has a CPU (Central Processing Unit) core 1 connected by a dedicated internal bus 2 to a BCU (Bus Control Unit) 3 which is connected to a main bus 4 .
- CPU Central Processing Unit
- BCU Bus Control Unit
- the integrated circuit device 100 also has various peripheral circuits 5 connected to the main bus 4 .
- a number of lead terminals 7 are connected through the main bus 4 to the CPU core 1 , the BCU 3 , and the peripheral circuits 5 .
- the integrated circuit device 100 further includes a DCU (Debug Control Unit) 6 as an inspection control circuit independent of the main bus 4 .
- the DCU 6 has a plurality of boundary scan cells 8 connected respectively to a plurality of lead terminals 10 serving as an inspection information I/F (Interface) 9 of JTAG (Joint Test Action Group).
- Boundary scan cells 8 are also connected individually to the lead terminals 7 .
- the boundary scan cells 8 connected to the lead terminals 7 are connected in a loop pattern from one of the boundary scan cells 8 of the DCU 6 to the other boundary scan cell 8 of the DCU 6 .
- the integrated circuit device 100 of the above structure even when it is mounted on a circuit board (not shown) desired by the user, can be debugged by a boundary scan test.
- a debugging connector is mounted on the circuit board, and the inspection information I/F 9 of the integrated circuit device 100 mounted on the circuit board is connected to the debugging connector.
- the lead terminals 7 other than the inspection information I/F 9 of the integrated circuit device 100 are connected respectively to necessary leads on the circuit board.
- an ordinary mode is established as an operation mode of the integrated circuit device 100 , since the boundary scan cells 8 connected individually to the lead terminals 7 pass communication data without changing it, the CPU core 1 , etc. of the integrated circuit device 100 can communicate with the leads on the circuit board through the lead terminals 7 .
- communication data including addresses and commands which the CPU core 1 , etc. communicate through the lead terminals 7 can be replaced and acquired by the DCU 6 through the shift register made up of the boundary scan cells 8 . Because the boundary scan cells 8 are connected to the circuit inspection device through the inspection information I/F 9 , the circuit inspection device can inspect internal operations of the integrated circuit device 100 .
- FIG. 2 shows in block form an internal structure of the integrated circuit device. Those parts shown in FIG. 2 which are identical to those of the conventional integrated circuit device shown in FIG. 1 are identically referred to, and will not be described in detail below.
- the integrated circuit device generally designated by 200 , has a CPU core 21 connected by a dedicated internal bus 22 to a BCU 23 which is connected to a main bus 24 . To the main bus 24 , there are connected various peripheral circuits 25 and a DCU 26 as an inspection control circuit. A number of lead terminals 27 are connected through the main bus 24 to the CPU core 21 , the BCU 23 , and the peripheral circuits 25 .
- the DCU 26 has a DMA (Direct Memory Access) controller 28 that is directly connected to the main bus 24 .
- DMA Direct Memory Access
- To the DCU 26 there are connected a plurality of lead terminals 30 as an inspection information I/F 29 of JTAG, which are connected to the DMA controller 28 .
- the DCU 26 has no boundary scan cells, and the lead terminals 27 have no boundary scan cells either.
- Various I/O (Input/Output) ports 31 and a memory 32 as an information storage medium on a circuit board (not shown) are connected to the lead terminals 27 which are connected directly to the BCU 23 .
- the memory 32 stores, for example, instruction codes and processed data which are to be read by the integrated circuit device 200 .
- a debugging connector is mounted on a circuit board prepared by the user, and the inspection information I/F 29 of the integrated circuit device 200 mounted on the circuit board is connected to the debugging connector.
- data communications with the peripheral circuits 25 through the main bus 24 are controlled by the CPU core 21 through the BCU 23 .
- the DCU 26 can directly access the peripheral circuits 25 from the main bus 24 without being routed through the BCU 23 due to a DMA function of the DMA controller 28 . Therefore, the circuit inspection device can inspect internal operations of the integrated circuit device 200 .
- the integrated circuit devices 100 , 200 can be inspected for their internal operations while being mounted on the circuit board that the user has prepared.
- the integrated circuit device 100 with the boundary scan cells cannot easily be controlled because bus cycles of the CPU core 1 need to be stopped at an appropriate time for inspecting internal operations of the integrated circuit device 100 , and communication data is replaced and acquired through the shift register made up of the boundary scan cells 8 .
- the boundary scan cells 8 which make up the shift register need to be connected individually to the lead terminals 7 , the integrated circuit device 100 is relatively complex in structure and large in size.
- the boundary scan cells 8 connected individually to the lead terminals 7 cannot basically be used only for the boundary cell test, and hence are not highly versatile in nature.
- the DCU 26 directly accesses the peripheral circuits 25 and the BCU 23 without being routed through the CPU core 21 due to a DMA function of the DMA controller 28 . It is difficult for the DCU 26 to access an internal register of the CPU core 21 . If the DCU 26 is to be allowed to access the internal register of the CPU core 21 , then it is necessary to modify the CPU core 21 extensively. Such a modification process is tedious and time-consuming, and the modified CPU core 21 would have lowered compatibility with the peripheral circuits and other circuits.
- an integrated circuit device has an inspection information interface for detachable connection to an external circuit inspection device, an inspection control circuit connected to the inspection information interface and having a plurality of registers for temporarily storing instruction codes and data to be processed which are supplied from the external circuit inspection device, and a bus control unit for selectively connecting the external bus and the inspection control circuit to the central processing unit.
- the bus control unit has an operation mode switchable between a normal mode and an inspection mode.
- the bus control unit connects the external bus continuously to the central processing unit in the normal mode, and switches a destination to be connected to the central processing unit from the external bus to the inspection control circuit in the inspection mode when the address of an access destination issued by the central processing unit agrees with the predetermined address of one of the registers of the inspection control circuit.
- the bus control unit connects the external bus continuously to the central processing unit.
- the central processing unit reads the instruction codes and data to be processed from an external information storage medium, and executes various data processing tasks.
- the bus control circuit switches a destination to be connected to the central processing unit from the external bus to the inspection control circuit at a given time.
- the central processing unit then reads the instruction codes and data to be processed from the inspection control circuit at a predetermined time. Therefore, if desired instruction codes and data to be processed are stored into the registers of the inspection control circuit by the circuit inspection device, the central processing unit can perform a desired data processing operation in the inspection mode.
- the integrated circuit device can effect various data processing tasks, and the process of inspecting the integrated circuit device is not limited to the boundary scan test.
- an internal register of the central processing unit can also be inspected.
- the registers of the inspection control circuit may include an instruction code register for temporarily storing an instruction code for instructing the central processing unit to effect a predetermined data processing operation, a data register for temporarily storing data to be processed by the central processing unit based on the instruction code stored by the instruction code register, and a return instruction code register for temporarily storing an instruction code to return an access destination for the central processing unit to the instruction code register.
- the inspection control circuit has at least those three registers for temporarily storing an instruction code for instructing the central processing unit to effect a predetermined data processing operation, data to be processed by the central processing unit, and an instruction code to return an access destination for the central processing unit to the instruction code register.
- the central processing unit reads the instruction code to return the access destination after having effected the data processing operation based on the instruction code and the data to be processed, since the access destination is returned to the instruction code register, the central processing unit effects a next data processing operation by updating the instruction codes and the data to be processed when the data processing operation has been carried out. Consequently, a number of data processing operations for inspection can be carried out by the central processing unit with a minimum required number of registers.
- the registers of the inspection control circuit may include an instruction code register for temporarily storing an instruction code for instructing the central processing unit to effect a predetermined data processing operation, a data register for temporarily storing data to be processed by the central processing unit based on the instruction code stored by the instruction code register, and a return instruction code register for permanently storing an instruction code to return an access destination for the central processing unit to the instruction code register.
- the inspection control circuit has at least those three registers for temporarily storing an instruction code for instructing the central processing unit to effect a predetermined data processing operation, and data to be processed by the central processing unit, and permanently storing an instruction code to return an access destination for the central processing unit to the instruction code register.
- the central processing unit reads the instruction code to return the access destination after having effected the data processing operation based on the instruction code and the data to be processed, since the access destination is returned to the instruction code register, the central processing unit effects a next data processing operation by updating the instruction codes and the data to be processed when the data processing operation has been carried out.
- a method of inspecting an integrated circuit device comprises the steps of storing an instruction code for a predetermined data processing operation in an instruction code register, storing data to be processed by a central processing unit in a data register, storing an instruction code to return an access destination in a return instruction code register, updating the instruction code stored in the instruction code register and the data stored in the data register when the central processing unit effects the predetermined data processing operation based on the instruction code stored in the instruction code register and the data stored in the data register, and returning the access destination of the central processing unit to the instruction code register based on the instruction code stored in the return instruction code register.
- the instruction code for the predetermined data processing operation is stored in the instruction code register
- the data to be processed by the central processing unit is stored in the data register
- the instruction code to return the access destination is stored in the return instruction code register.
- the access destination of the central processing unit is returned to the instruction code register after the central processing unit has effected the data processing operation based on the instruction codes and the data to be processed. Therefore, the central processing unit effects a next data processing operation by updating the instruction codes and the data to be processed when the data processing operation has been carried out.
- a method of inspecting an integrated circuit device comprises the steps of storing an instruction code for a predetermined data processing operation in an instruction code register, storing data to be processed by a central processing unit in a data register, updating the instruction code stored in the instruction code register and the data stored in the data register when the central processing unit effects the predetermined data processing operation based on the instruction code stored in the instruction code register and the data stored in the data register, and returning the access destination of the central processing unit to the instruction code register based on the instruction code stored in the return instruction code register.
- the instruction code for the predetermined data processing operation is stored in the instruction code register, and the data to be processed by the central processing unit is stored in the data register.
- the access destination of the central processing unit is returned to the instruction code register after the central processing unit has effected the data processing operation based on the instruction codes and the data to be processed. Therefore, the central processing unit effects a next data processing operation by updating the instruction codes and the data to be processed when the data processing operation has been carried out.
- an apparatus for an inspecting an integrated circuit device comprises a connector detachably connected to an inspection information interface, instruction code storing means for storing an instruction code for instructing a central processing unit to effect a predetermined data processing operation from the connector through the inspection information interface into an instruction code register, data storing means for storing data to be processed from the connector through the inspection information interface into a data register, and return instruction code storing means for storing an instruction code to return an access destination from the connector through the inspection information interface into a return instruction code register.
- the connector is connected to the inspection information interface.
- the instruction code for the predetermined data processing operation is stored in the instruction code register
- the data to be processed by the central processing unit is stored in the data register
- the instruction code to return the access destination is stored in the return instruction code register.
- the access destination of the central processing unit is returned to the instruction code register after the central processing unit has effected the data processing operation based on the instruction codes and the data to be processed. Therefore, the central processing unit effects a next data processing operation by updating the instruction codes and the data to be processed when the data processing operation has been carried out.
- an apparatus for an inspecting an integrated circuit device comprises a connector detachably connected to the inspection information interface, instruction code storing means for storing the instruction code for instructing the central processing unit to effect the predetermined data processing operation from the connector through the inspection information interface into the instruction code register, and data storing means for storing the data to be processed from the connector through the inspection information interface into the data register.
- the connector is connected to the inspection information interface.
- the instruction code for the predetermined data processing operation is stored in the instruction code register, and the data to be processed by the central processing unit is stored in the data register.
- the access destination of the central processing unit is returned to the instruction code register after the central processing unit has effected the data processing operation based on the instruction codes and the data to be processed. Therefore, the central processing unit effects a next data processing operation by updating the instruction codes and the data to be processed when the data processing operation has been carried out.
- FIG. 1 is a block diagram showing an internal structure of a conventional integrated circuit device
- FIG. 2 is a block diagram showing an internal structure of another conventional integrated circuit device
- FIG. 3 is a block diagram showing an internal structure of an integrated circuit device according to the present invention.
- FIG. 4 is a block diagram showing an internal structure of a DCU as an inspection control circuit
- FIG. 5 is a diagram of a circuit inspection device connected to a target board which is a circuit board with the integrated circuit device mounted thereon.
- an integrated circuit device 300 has a CPU core 41 connected by a dedicated internal bus 42 to a BCU 43 which is connected to a main bus 44 . To the main bus 44 , there are connected various peripheral circuits 45 . A number of lead terminals 46 are connected through the main bus 44 to the CPU core 41 , the BCU 43 , and the peripheral circuits 45 .
- FIG. 3 Those parts shown in FIG. 3 which are identical to those of the conventional integrated circuit device 200 shown in FIG. 2 are identically referred to, and will not be described in detail below.
- Various I/O (Input/Output) ports 49 and a memory 49 as an information storage medium on a target board 48 (see FIG. 5) as a circuit board are connected to an external bus 47 that comprises the lead terminals 46 which are connected directly to the BCU 43 .
- the memory 50 stores instruction codes and processed data which are to be read by the CPU core 41 of the integrated circuit device 300 .
- a plurality of lead terminals 53 which make up a debugging I/F 52 of JTAG as an inspection information I/F are connected to a DCU 51 serving as an inspection control circuit.
- the DCU 51 has a register unit 54 .
- the DCU 51 is connected to the BCU 43 by a dedicated internal bus 55 .
- the BCU 43 selectively connects the memory 50 and the DCU 51 to the CPU core 41 .
- the DCU 51 comprises, in addition to the register unit 54 , a TAP (Test Access Port) controller 60 , an instruction register 61 , an IR (Instruction Register) decoder 62 , a bus controller 63 , a pair of selectors 64 , 65 , and a pair of buffers 66 , 67 .
- the register unit 54 comprises a plurality of registers 68 - 71 .
- the instruction register 61 and the register unit 54 are connected respectively to a pair of input terminals of the selector 64 , whose output terminal is connected to the buffer 66 .
- the buffer 66 has a control terminal to which the TAP controller 60 is connected.
- the registers 68 - 71 of the register unit 54 includes a single debug status register 68 for storing debug status data, a single debug control register 69 for storing debug control data, a plurality of monitor registers 70 for storing instruction codes for the CPU core 41 , and a single access data register 71 for storing data to be processed by the CPU core 41 .
- the monitor registers 70 and the access data register 71 are connected to respective input terminals of the selector 65 , whose control terminal is connected to the bus controller 63 .
- the selector 65 has an output terminal connected to the buffer 67 , whose control terminal is connected to the bus controller 63 .
- the debugging I/F 52 of JTAG is connected to the TAP controller 60 , the instruction register 61 , the register unit 54 , and the IR decoder 62 , and carries input data “TRST”, “TCK”, “TMS”, “TDI”, etc. and output data “TDO”, etc.
- the internal bus 55 which interconnects the DCU 51 and the BCU 43 is connected to the monitor registers 70 and the access data register 71 of the register unit 54 , and the bus controller 63 .
- the internal bus 55 carries input/output data “Data”, output data “Ready”, “Holdrq”, etc., and input data “Address”, “Status”, etc.
- Debug status data stored by the debug status register 68 debug control data stored by the debut control register 69 , instruction codes for and data to be processed by the CPU core 41 , which are stored by the monitor registers 70 , and data to be processed by the CPU core 41 , which is stored by the access data register 7 , will be described below.
- a normal mode thereof is an ordinary mode for executing a user program.
- a debug mode thereof is an inspection mode for executing a highest-priority interrupt/exception process. In order to shift from the normal mode to the debug mode, these methods are available:
- a BRI bit is set to “1” to generate a debut interrupt request.
- a breakpoint instruction BRKPNT is executed.
- a next instruction is set to a loop instruction (a branch instruction for the CPU core 41 ), causing the CPU core 41 to execute fetch and branch instructions repeatedly.
- a loop instruction a branch instruction for the CPU core 41
- an instruction to be fetched by the CPU core 1 is changed from an endless loop instruction to an instruction set to EM_MONn, resuming the monitoring process of the CPU core 41 .
- the reset input signal entered from the external source is masked when an MTR bit is set to “1”.
- the reset input signal entered from the external source is always masked in the debug mode irrespective of the MTR bit.
- the monitoring process which has been ended by the CPU core 41 when an EED bit is “1” can be resumed when the EST bit is set to “1”. While the monitoring process is being ended, when a new instruction or data is established in the registers 70 , 71 of EM_MONn/AC_ADDT and then the EST bit is set to “1”, the CPU core 41 executes a new monitoring process.
- a debug interrupt is a highest-priority interrupt at the CPU core 41 .
- the CPU core 41 is not forcibly reset (when no debugging tool is connected).
- the integrated circuit device 300 is installed on the target board 48 prepared by the user, and the external bus 47 of the integrated circuit device 300 is connected to the I/O ports 49 and the memory 50 which are mounted on the target board 48 by printed interconnections. As shown in FIG. 5, an inspection connector 51 is mounted on the target board 48 , and the debugging I/F 52 of the integrated circuit device 300 is connected to the connector 81 .
- the BCU 43 has a normal mode and a debug mode its operation modes that can be switched from one to the other.
- the BCU 43 connects the external bus 47 continuously to the CPU core 41 .
- the debug mode the BCU 43 switches the CPU core 41 from the external bus 47 to the DCU 51 when the address of an access destination issued by the CPU core 41 agrees with the address, which has been established beforehand, of the register unit 54 of the DCU 51 .
- the connector 81 on the target board 48 is used only when the integrated circuit device 300 is inspected.
- a debugging system 40 as a circuit inspection device can detachably be connected to the connector 81 .
- the debugging system 400 has an ICE 83 that can detachably be connected to the connector 81 by a connector 82 .
- To the ICE 83 there are connected a power supply unit 84 and a communication module 85 which is connected to a communication line 86 connected to a host computer 87 .
- Each of the ICE 83 and the host computer 87 comprises a computer system which has various logic functions as various corresponding means that can be performed to achieve various data processing tasks according to an appropriate program which has been loaded beforehand.
- the debugging system 400 has a mode switching means, an instruction storing means, a data storing means, and a return storing means, provided as logic functions.
- the mode switching means changes the operation mode of the BCU 43 from the normal mode to the debug mode when an operation mode switching flag for the BCU 43 is issued by the ICE 84 and supplied through the connectors 82 , 81 to the debugging I/F 52 of the integrated circuit device 300 .
- the instruction storing means supplies the instruction code from the connectors 82 , 81 to the debugging I/F 52 , and stores the instruction code in the monitor registers 70 .
- the data storing means supplies the data from the connectors 82 , 81 to the debugging I/F 52 , and stores the data in the registers 70 , 71 .
- the return storing means supplies the instruction code from the connectors 82 , 81 to the debugging I/F 52 , and stores the instruction code in the monitor registers 70 .
- the program which realizes the above various means as the various functions is stored beforehand as software in an information storage medium in the debugging system 400 .
- the program is copied into the DCU 51 , and then read by the CPU core 41 and the BCU 43 .
- the CPU core 41 branches to a debug handler area whose addresses are “Oxffffffef-Oxffffffef” of a cache area.
- the BCU 43 switches the CPU core 41 from the external bus 47 to the DCU 51 in the debug mode.
- the CPU core 41 branches to a reset handler area whose addresses are “OxffffffO-Oxfffffff” of the cache area.
- the reset handler area is accessed only while “REE” of the debug control data “DBG_CONTROL” is being set to “1” in the debug mode, the BCU 43 switches the CPU core 41 from the external bus 47 to the DCU 51 .
- the CPU core 41 branches from the debug handler area to the uncache area according to the latter method, and then executes the monitoring process at addresses 0x61000000 - 0x600001f. When this area is accessed, the BCU 43 switches the CPU core 41 from the external bus 47 to the DCU 51 in the debug mode.
- the execution by the CPU core 41 may be brought into a pending state using a bus hold request “Holdrq”.
- the bus hold request “Holdrq” generated from the DCU 51 for the BCU 43 by reading (ld.w 0 ⁇ 1c[rXX],r0) a certain area “0x6100001l c” during the debug mode.
- Debug handler area (cache area)/monitoring process area (uncache area) ->monitoring start process 0xFFFFFFE0 0x6100000C EM_MON3 st.w rXX,0xffffffec[r0] 0xFFFFFFE4 0x61000010 EM_MON4 movhi 0x6100,r0,rXX 0xFFFFFFE8 0x61000014 EM_MON5 jmp[rXX] 0xFFFFFFEA 0x61000016 EM_MON5 nop 0xFFFFFFEC 0x61000018 AC_ADDT (nop) 0xFFFFFFEE 0x6100001A AC_ADDT (nop) — 0x6100001C fixed nop instruction code — 0x6100001E fixed nop instruction code
- Reset handler area (when the REE bit of the DBG_CONTROL register is “1”) 0xFFFFFFF0 — fixed instruction code br +0 0xFFFFFFF2 — fixed instruction code nop 0xFFFFFFF4 — fixed instruction code br +0 0xFFFFFFF6 — fixed instruction code nop 0xFFFFFFF8 — fixed instruction code br +0 0xFFFFFFFA — fixed instruction code nop 0xFFFFFFFC — fixed instruction code br +0 0xFFFFFFFE — fixed instruction code nop
- the integrated circuit device 300 is installed on the target board 48 prepared by the user.
- a program composed of various instruction codes and data to be processed is loaded as software in the memory 50 on the target board 48 .
- the integrated circuit device 300 reads instruction codes and data to be processed from the memory 50 on the target board 48 .
- the operation mode of the integrated circuit device 300 is the normal mode by default. Since the BCU 43 connects the memory 50 continuously to the CPU core 41 , the CPU core 41 executes various data processing tasks based on instruction codes and data read from the memory 50 .
- the program stored in the memory 50 for controlling the integrated circuit device 300 to process data needs to be debugged when the integrated circuit device 300 is in its development stage.
- the debugging system 400 is connected to the integrated circuit device 300 installed on the target board 48 .
- the connector 82 of the debugging system 400 is joined to the connector 81 .
- the integrated circuit device 300 carries out a data processing operation according to the program stored in the memory 50 on the target board 48 , and while the integrated circuit device 300 is carrying out the data processing operation, the debugging system 400 accesses the DCU 51 via the debugging I/F 52 .
- the DCU 52 effects an interrupt process on the BCU 43 to change the operation mode of the integrated circuit device 300 from the normal mode to the debug mode which is an inspection mode.
- the integrated circuit device 300 will subsequently process data in the debug mode.
- the debugging system 400 stores a plurality of instruction codes and data to be processed into the registers 70 , 71 of the DCU 51 , and stores an instruction code for returning an access destination for the CPU core 41 to their initial position into the final monitor register 70 .
- the CPU core 41 executes the data processing operation according to the program stored in the memory 50 .
- the BCU 43 compares addresses issued by the CPU core 41 in the data processing operation with a given address which has been established beforehand for debugging. When an address from the CPU core 41 agrees with the given address, the BCU 43 changes a destination to be connected to the CPU core 41 from the memory 50 to the DCU 51 .
- the CPU core 41 then reads instruction cores and data to be processed from the registers 70 , 71 of the DCU 51 , so that the integrated circuit device 300 carries out a desired data processing operation for debugging. As the CPU core 41 successively reads instruction codes and data to be processed from the registers 70 , 71 and carries out the data processing operation, the CPU core 41 returns an access destination to the initial position of the monitor registers 70 depending on the instruction code in the final monitor register 70 .
- the bus controller 63 of the DCU 51 causes the CPU core 41 to wait via the BCU 43 . Therefore, when the debugging system 400 updates instruction codes and data to be processed which are stored in the registers 70 , 71 of the DCU 51 , the debugging system 400 can cause the CPU core 41 to effect a next data processing operation for debugging. At this time, the debugging system 400 may temporarily store and collect data processed by the CPU core 41 , which executes the data processing operation for debugging, in the registers 70 , 71 .
- the debugging system 400 causes the CPU core 41 to effect a data processing operation for debugging while updating the debugging program in the registers 70 , 71 .
- the debugging system 400 returns the operation mode of the integrated circuit device 300 from the debug mode to the normal mode.
- the DCU 51 is connected to the BCU 43 , which switches a destination to be connected to the CPU core 41 between the memory 50 on the target board 48 and the registers 70 , 71 of the DCU 51 at predetermined times.
- the debugging system 400 stores desired instruction codes and data to be processed in the registers 70 , 71 , then the debugging system 400 is capable of causing the CPU core 41 to execute a desired data processing operation for debugging. Consequently, it is possible to inspect the integrated circuit device 300 while it is being mounted on the target board 48 desired by the user.
- the registers 70 , 71 can freely store various instruction codes and data to be processed for enabling the CPU core 41 to execute various data processing tasks, the process of inspecting the integrated circuit device 300 is not limited to the boundary scan test.
- the CPU core 41 processes data in the same manner as in the normal mode. Accordingly, the debugging system 400 can inspect various parts of the integrated circuit device 300 . Unlike the conventional DMA process described above, the internal register of the CPU core 41 can also be inspected without the need for a substantial modification of the CPU core 41 .
- the debugging system 400 stores an instruction code for returning an access destination for the CPU core 41 to the initial position in the final monitor register 70 .
- this instruction code may fixedly be stored in the final monitor register 70 , rather than being stored by the debugging system 400 .
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates to an integrated circuit device comprising at least a central processing unit, a bus control circuit, and an inspection control circuit, and a method of and an apparatus for inspecting such an integrated circuit device.
- 2. Description of the Related Art
- Heretofore, a system called an ICE (In-Circuit Emulator) has been used to inspect internal operations of integrated circuit devices constructed as single chips. The ICE system reads all input and output signals of an integrated circuit device to emulate internal operations thereof. Therefore, the ICE system is capable of debugging an integrated circuit device while it is in a development stage.
- The ICE system is required to connect its connection terminals individually to all the input and output terminals of an integrated circuit device to be inspected, it is difficult to use the ICE system with respect to an integrated circuit device as it is mounted on a circuit board. To eliminate such a drawback, there has been proposed an integrated circuit device incorporating a built-in inspection control circuit which is capable of debugging the integrated circuit device while it is mounted on a circuit board.
- One conventional integrated circuit device with such a built-in inspection control circuit will be described below with reference to FIG. 1 of the accompanying drawings. FIG. 1 shows in block form an internal structure of the integrated circuit device. As shown in FIG. 1, the integrated circuit device, generally designated by100, has a CPU (Central Processing Unit)
core 1 connected by a dedicatedinternal bus 2 to a BCU (Bus Control Unit) 3 which is connected to a main bus 4. - The
integrated circuit device 100 also has variousperipheral circuits 5 connected to the main bus 4. A number oflead terminals 7 are connected through the main bus 4 to theCPU core 1, theBCU 3, and theperipheral circuits 5. Theintegrated circuit device 100 further includes a DCU (Debug Control Unit) 6 as an inspection control circuit independent of the main bus 4. TheDCU 6 has a plurality ofboundary scan cells 8 connected respectively to a plurality of lead terminals 10 serving as an inspection information I/F (Interface) 9 of JTAG (Joint Test Action Group). -
Boundary scan cells 8 are also connected individually to thelead terminals 7. Theboundary scan cells 8 connected to thelead terminals 7 are connected in a loop pattern from one of theboundary scan cells 8 of theDCU 6 to the otherboundary scan cell 8 of theDCU 6. - The
integrated circuit device 100 of the above structure, even when it is mounted on a circuit board (not shown) desired by the user, can be debugged by a boundary scan test. For debugging theintegrated circuit device 100, a debugging connector is mounted on the circuit board, and the inspection information I/F 9 of theintegrated circuit device 100 mounted on the circuit board is connected to the debugging connector. - The
lead terminals 7 other than the inspection information I/F 9 of theintegrated circuit device 100 are connected respectively to necessary leads on the circuit board. When an ordinary mode is established as an operation mode of the integratedcircuit device 100, since theboundary scan cells 8 connected individually to thelead terminals 7 pass communication data without changing it, theCPU core 1, etc. of theintegrated circuit device 100 can communicate with the leads on the circuit board through thelead terminals 7. - When the connector of a circuit inspection device (not shown) is connected to the connector on the circuit board and the operation mode of the
integrated circuit device 100 is switched to a test mode, bus cycles of theCPU core 1 are stopped at a certain time, and theboundary scan cells 8 form a shift register. - Now, communication data including addresses and commands which the
CPU core 1, etc. communicate through thelead terminals 7 can be replaced and acquired by theDCU 6 through the shift register made up of theboundary scan cells 8. Because theboundary scan cells 8 are connected to the circuit inspection device through the inspection information I/F 9, the circuit inspection device can inspect internal operations of the integratedcircuit device 100. - Another conventional integrated circuit device with such a built-in inspection control circuit will be described below with reference to FIG. 2 of the accompanying drawings. FIG. 2 shows in block form an internal structure of the integrated circuit device. Those parts shown in FIG. 2 which are identical to those of the conventional integrated circuit device shown in FIG. 1 are identically referred to, and will not be described in detail below.
- The integrated circuit device, generally designated by200, has a
CPU core 21 connected by a dedicatedinternal bus 22 to a BCU 23 which is connected to amain bus 24. To themain bus 24, there are connected variousperipheral circuits 25 and aDCU 26 as an inspection control circuit. A number oflead terminals 27 are connected through themain bus 24 to theCPU core 21, theBCU 23, and theperipheral circuits 25. - Unlike the
integrated circuit device 100, the DCU 26 has a DMA (Direct Memory Access)controller 28 that is directly connected to themain bus 24. To the DCU 26, there are connected a plurality oflead terminals 30 as an inspection information I/F 29 of JTAG, which are connected to theDMA controller 28. - The
DCU 26 has no boundary scan cells, and thelead terminals 27 have no boundary scan cells either. Various I/O (Input/Output)ports 31 and amemory 32 as an information storage medium on a circuit board (not shown) are connected to thelead terminals 27 which are connected directly to theBCU 23. Thememory 32 stores, for example, instruction codes and processed data which are to be read by theintegrated circuit device 200. - A debugging connector is mounted on a circuit board prepared by the user, and the inspection information I/
F 29 of the integratedcircuit device 200 mounted on the circuit board is connected to the debugging connector. In an ordinary mode, data communications with theperipheral circuits 25 through themain bus 24 are controlled by theCPU core 21 through theBCU 23. - When the connector of a circuit inspection device (not shown) is connected to the connector on the circuit board and a test mode is started for the
integrated circuit device 200, theDCU 26 can directly access theperipheral circuits 25 from themain bus 24 without being routed through theBCU 23 due to a DMA function of theDMA controller 28. Therefore, the circuit inspection device can inspect internal operations of theintegrated circuit device 200. - Consequently, the integrated
circuit devices - However, the integrated
circuit device 100 with the boundary scan cells cannot easily be controlled because bus cycles of theCPU core 1 need to be stopped at an appropriate time for inspecting internal operations of the integratedcircuit device 100, and communication data is replaced and acquired through the shift register made up of theboundary scan cells 8. - Because the
boundary scan cells 8 which make up the shift register need to be connected individually to thelead terminals 7, the integratedcircuit device 100 is relatively complex in structure and large in size. Theboundary scan cells 8 connected individually to thelead terminals 7 cannot basically be used only for the boundary cell test, and hence are not highly versatile in nature. - With the
integrated circuit device 200 based on the DMA principles, theDCU 26 directly accesses theperipheral circuits 25 and theBCU 23 without being routed through theCPU core 21 due to a DMA function of theDMA controller 28. It is difficult for the DCU 26 to access an internal register of theCPU core 21. If theDCU 26 is to be allowed to access the internal register of theCPU core 21, then it is necessary to modify theCPU core 21 extensively. Such a modification process is tedious and time-consuming, and the modifiedCPU core 21 would have lowered compatibility with the peripheral circuits and other circuits. - It is an object of the present invention to provide an integrated circuit device whose internal operations can easily be inspected while being mounted on a circuit board, and a method of and an apparatus for inspecting such an integrated circuit device.
- According to the present invention, an integrated circuit device has an inspection information interface for detachable connection to an external circuit inspection device, an inspection control circuit connected to the inspection information interface and having a plurality of registers for temporarily storing instruction codes and data to be processed which are supplied from the external circuit inspection device, and a bus control unit for selectively connecting the external bus and the inspection control circuit to the central processing unit.
- The bus control unit has an operation mode switchable between a normal mode and an inspection mode. The bus control unit connects the external bus continuously to the central processing unit in the normal mode, and switches a destination to be connected to the central processing unit from the external bus to the inspection control circuit in the inspection mode when the address of an access destination issued by the central processing unit agrees with the predetermined address of one of the registers of the inspection control circuit.
- In the normal mode, the bus control unit connects the external bus continuously to the central processing unit. The central processing unit reads the instruction codes and data to be processed from an external information storage medium, and executes various data processing tasks. When the external circuit inspection device is connected to the inspection information interface to switch the operation mode of the bus control unit from the normal mode to the inspection mode, the bus control circuit switches a destination to be connected to the central processing unit from the external bus to the inspection control circuit at a given time.
- The central processing unit then reads the instruction codes and data to be processed from the inspection control circuit at a predetermined time. Therefore, if desired instruction codes and data to be processed are stored into the registers of the inspection control circuit by the circuit inspection device, the central processing unit can perform a desired data processing operation in the inspection mode.
- Consequently, it is possible to inspect the integrated circuit device while the integrated circuit device is being installed on a circuit board. The integrated circuit device can effect various data processing tasks, and the process of inspecting the integrated circuit device is not limited to the boundary scan test. Thus, an internal register of the central processing unit can also be inspected.
- The registers of the inspection control circuit may include an instruction code register for temporarily storing an instruction code for instructing the central processing unit to effect a predetermined data processing operation, a data register for temporarily storing data to be processed by the central processing unit based on the instruction code stored by the instruction code register, and a return instruction code register for temporarily storing an instruction code to return an access destination for the central processing unit to the instruction code register.
- The inspection control circuit has at least those three registers for temporarily storing an instruction code for instructing the central processing unit to effect a predetermined data processing operation, data to be processed by the central processing unit, and an instruction code to return an access destination for the central processing unit to the instruction code register. When the central processing unit reads the instruction code to return the access destination after having effected the data processing operation based on the instruction code and the data to be processed, since the access destination is returned to the instruction code register, the central processing unit effects a next data processing operation by updating the instruction codes and the data to be processed when the data processing operation has been carried out. Consequently, a number of data processing operations for inspection can be carried out by the central processing unit with a minimum required number of registers.
- Alternatively, the registers of the inspection control circuit may include an instruction code register for temporarily storing an instruction code for instructing the central processing unit to effect a predetermined data processing operation, a data register for temporarily storing data to be processed by the central processing unit based on the instruction code stored by the instruction code register, and a return instruction code register for permanently storing an instruction code to return an access destination for the central processing unit to the instruction code register.
- The inspection control circuit has at least those three registers for temporarily storing an instruction code for instructing the central processing unit to effect a predetermined data processing operation, and data to be processed by the central processing unit, and permanently storing an instruction code to return an access destination for the central processing unit to the instruction code register. When the central processing unit reads the instruction code to return the access destination after having effected the data processing operation based on the instruction code and the data to be processed, since the access destination is returned to the instruction code register, the central processing unit effects a next data processing operation by updating the instruction codes and the data to be processed when the data processing operation has been carried out.
- Consequently, a number of data processing operations for inspection can be carried out by the central processing unit with a minimum required number of registers. In addition, the circuit inspection device does not need to store an instruction code to return the access destination in a register.
- According to the present invention, a method of inspecting an integrated circuit device comprises the steps of storing an instruction code for a predetermined data processing operation in an instruction code register, storing data to be processed by a central processing unit in a data register, storing an instruction code to return an access destination in a return instruction code register, updating the instruction code stored in the instruction code register and the data stored in the data register when the central processing unit effects the predetermined data processing operation based on the instruction code stored in the instruction code register and the data stored in the data register, and returning the access destination of the central processing unit to the instruction code register based on the instruction code stored in the return instruction code register.
- The instruction code for the predetermined data processing operation is stored in the instruction code register, the data to be processed by the central processing unit is stored in the data register, and the instruction code to return the access destination is stored in the return instruction code register. The access destination of the central processing unit is returned to the instruction code register after the central processing unit has effected the data processing operation based on the instruction codes and the data to be processed. Therefore, the central processing unit effects a next data processing operation by updating the instruction codes and the data to be processed when the data processing operation has been carried out.
- According to the present invention, furthermore, a method of inspecting an integrated circuit device comprises the steps of storing an instruction code for a predetermined data processing operation in an instruction code register, storing data to be processed by a central processing unit in a data register, updating the instruction code stored in the instruction code register and the data stored in the data register when the central processing unit effects the predetermined data processing operation based on the instruction code stored in the instruction code register and the data stored in the data register, and returning the access destination of the central processing unit to the instruction code register based on the instruction code stored in the return instruction code register.
- The instruction code for the predetermined data processing operation is stored in the instruction code register, and the data to be processed by the central processing unit is stored in the data register. The access destination of the central processing unit is returned to the instruction code register after the central processing unit has effected the data processing operation based on the instruction codes and the data to be processed. Therefore, the central processing unit effects a next data processing operation by updating the instruction codes and the data to be processed when the data processing operation has been carried out.
- According to the present invention, an apparatus for an inspecting an integrated circuit device comprises a connector detachably connected to an inspection information interface, instruction code storing means for storing an instruction code for instructing a central processing unit to effect a predetermined data processing operation from the connector through the inspection information interface into an instruction code register, data storing means for storing data to be processed from the connector through the inspection information interface into a data register, and return instruction code storing means for storing an instruction code to return an access destination from the connector through the inspection information interface into a return instruction code register.
- The connector is connected to the inspection information interface. The instruction code for the predetermined data processing operation is stored in the instruction code register, the data to be processed by the central processing unit is stored in the data register, and the instruction code to return the access destination is stored in the return instruction code register. The access destination of the central processing unit is returned to the instruction code register after the central processing unit has effected the data processing operation based on the instruction codes and the data to be processed. Therefore, the central processing unit effects a next data processing operation by updating the instruction codes and the data to be processed when the data processing operation has been carried out.
- According to the present invention, furthermore, an apparatus for an inspecting an integrated circuit device comprises a connector detachably connected to the inspection information interface, instruction code storing means for storing the instruction code for instructing the central processing unit to effect the predetermined data processing operation from the connector through the inspection information interface into the instruction code register, and data storing means for storing the data to be processed from the connector through the inspection information interface into the data register. The connector is connected to the inspection information interface. The instruction code for the predetermined data processing operation is stored in the instruction code register, and the data to be processed by the central processing unit is stored in the data register. The access destination of the central processing unit is returned to the instruction code register after the central processing unit has effected the data processing operation based on the instruction codes and the data to be processed. Therefore, the central processing unit effects a next data processing operation by updating the instruction codes and the data to be processed when the data processing operation has been carried out.
- The above and other objects, features and advantages of the present invention will become apparatus from the following description with reference to the accompanying drawings which illustrate an example of the present invention.
- FIG. 1 is a block diagram showing an internal structure of a conventional integrated circuit device;
- FIG. 2 is a block diagram showing an internal structure of another conventional integrated circuit device;
- FIG. 3 is a block diagram showing an internal structure of an integrated circuit device according to the present invention;
- FIG. 4 is a block diagram showing an internal structure of a DCU as an inspection control circuit; and
- FIG. 5 is a diagram of a circuit inspection device connected to a target board which is a circuit board with the integrated circuit device mounted thereon.
- As shown in FIG. 3, an
integrated circuit device 300 according to the present invention has aCPU core 41 connected by a dedicatedinternal bus 42 to aBCU 43 which is connected to amain bus 44. To themain bus 44, there are connected variousperipheral circuits 45. A number oflead terminals 46 are connected through themain bus 44 to theCPU core 41, theBCU 43, and theperipheral circuits 45. - Those parts shown in FIG. 3 which are identical to those of the conventional
integrated circuit device 200 shown in FIG. 2 are identically referred to, and will not be described in detail below. - Various I/O (Input/Output)
ports 49 and amemory 49 as an information storage medium on a target board 48 (see FIG. 5) as a circuit board are connected to anexternal bus 47 that comprises thelead terminals 46 which are connected directly to theBCU 43. Thememory 50 stores instruction codes and processed data which are to be read by theCPU core 41 of theintegrated circuit device 300. - A plurality of
lead terminals 53 which make up a debugging I/F 52 of JTAG as an inspection information I/F are connected to aDCU 51 serving as an inspection control circuit. TheDCU 51 has aregister unit 54. TheDCU 51 is connected to theBCU 43 by a dedicatedinternal bus 55. TheBCU 43 selectively connects thememory 50 and theDCU 51 to theCPU core 41. - As shown in FIG. 4, the
DCU 51 comprises, in addition to theregister unit 54, a TAP (Test Access Port)controller 60, aninstruction register 61, an IR (Instruction Register)decoder 62, abus controller 63, a pair ofselectors buffers register unit 54 comprises a plurality of registers 68-71. - The
instruction register 61 and theregister unit 54 are connected respectively to a pair of input terminals of theselector 64, whose output terminal is connected to thebuffer 66. Thebuffer 66 has a control terminal to which theTAP controller 60 is connected. - The registers68-71 of the
register unit 54 includes a single debug status register 68 for storing debug status data, a single debug control register 69 for storing debug control data, a plurality of monitor registers 70 for storing instruction codes for theCPU core 41, and a single access data register 71 for storing data to be processed by theCPU core 41. - The monitor registers70 and the access data register 71 are connected to respective input terminals of the
selector 65, whose control terminal is connected to thebus controller 63. Theselector 65 has an output terminal connected to thebuffer 67, whose control terminal is connected to thebus controller 63. - The debugging I/
F 52 of JTAG is connected to theTAP controller 60, theinstruction register 61, theregister unit 54, and theIR decoder 62, and carries input data “TRST”, “TCK”, “TMS”, “TDI”, etc. and output data “TDO”, etc. - The
internal bus 55 which interconnects theDCU 51 and theBCU 43 is connected to the monitor registers 70 and the access data register 71 of theregister unit 54, and thebus controller 63. Theinternal bus 55 carries input/output data “Data”, output data “Ready”, “Holdrq”, etc., and input data “Address”, “Status”, etc. - Debug status data stored by the
debug status register 68, debug control data stored by thedebut control register 69, instruction codes for and data to be processed by theCPU core 41, which are stored by the monitor registers 70, and data to be processed by theCPU core 41, which is stored by the access data register 7, will be described below. - 1. Debug status data DBG_STATUS Debugging I/F52: RO, CPU core 41: x DBM Debug Mode Status
- This indicates an execution mode for the
CPU core 41. A normal mode thereof is an ordinary mode for executing a user program. A debug mode thereof is an inspection mode for executing a highest-priority interrupt/exception process. In order to shift from the normal mode to the debug mode, these methods are available: - 1. A BRI bit is set to “1” to generate a debut interrupt request.
- 2. A breakpoint instruction BRKPNT is executed.
- In order to return from the debug mode to the normal mode, these methods are available:
- 1. A return instruction BRPRET from the debug mode is executed.
- 2. An RST bit is set to “1” to reset the
CPU core 41. - 1: Debug mode
- 0: Normal mode
- EED Monitor Operation End Status
- This indicates that a monitoring process of the
CPU core 41 is ended and theCPU core 41 is in a pending state. In order to place theCPU core 41 in a pending state when the monitoring process thereof is ended, these methods are available: - 1. When the monitoring process is ended, a bus hold request is generated to place the
CPU core 41 in a bus hold state. By setting an EST bit to “1”, the bus hold request is canceled, resuming the monitoring process of theCPU core 41. - 2. When the monitoring process is ended, a ready signal is not returned in a next instruction fetch cycle, thereby putting bus cycles in a BUSY state. By setting the EST bit to “1”, a ready signal is returned to finish a fetch cycle, resuming the monitoring process of the
CPU core 41. - 3. When the monitoring process is ended, a next instruction is set to a loop instruction (a branch instruction for the CPU core41), causing the
CPU core 41 to execute fetch and branch instructions repeatedly. By setting the EST bit to “1”, an instruction to be fetched by theCPU core 1 is changed from an endless loop instruction to an instruction set to EM_MONn, resuming the monitoring process of theCPU core 41. - 1: The monitoring process is ended.
- 0: The monitoring process is not ended.
- TRS Reset Input Status
- This indicates the status of a reset input signal entered from an external source. The reset input signal entered from the external source is masked when an MTR bit is set to “1”. The reset input signal entered from the external source is always masked in the debug mode irrespective of the MTR bit.
- 1: A reset input signal entered from an external source is active.
- 2: A reset input signal entered from an external source is inactive.
- 2. Debug control data DBG_CONTROL Debug I/F52: R/W, CPU core 41: x EST Monitor Operation Start Request
- The monitoring process which has been ended by the
CPU core 41 when an EED bit is “1” can be resumed when the EST bit is set to “1”. While the monitoring process is being ended, when a new instruction or data is established in theregisters CPU core 41 executes a new monitoring process. - 1: Start of a monitoring process is requested.
- 2: Nothing is done (default).
- BRI Break Interrupt Request
- This is used in order to shift the
CPU core 41 from the normal mode to the debug mode. A debug interrupt is a highest-priority interrupt at theCPU core 41. - 1: A debug interrupt is requested.
- 0: A debug interrupt is canceled (default).
- REE Reset Handler Emulation Enable
- This is used for the DCU to substitute for a reset handler area. Since a substitute area is accessed after the
CPU core 41 is reset by setting REE to “1”, theCPU core 41 can be shifted into the debug mode immediately after theCPU core 41 is started by: - 1. executing a breakpoint instruction BRKPNT in the substitute area, or
- 2. executing a loop instruction in the substitute area and setting the BRI bit to “1” to generate a debug interrupt request. Since a RAM, rather than a ROM, is often used in a development stage, this control data is indispensable for downloading a development program.
- 1: A reset handler area is substituted for.
- 0: A reset handler area is not substituted for (default).
- RST Force Reset Request
- This is used to reset the
CPU core 41 irrespective of the status of a reset input signal entered from an external source. When a debugging tool is connected to the debugging I/F 52, the default value immediately after the power supply is turned on can be changed by changing the terminal processing to a condition different from the condition in which no debugging tool is connected to the debugging I/F 52. - 1: The
CPU core 41 is forcibly reset (when a debugging tool is connected). - 0. The
CPU core 41 is not forcibly reset (when no debugging tool is connected). - MTR Reset Mask Request
- This is used to mask a reset input signal entered from an external source. When the
CPU core 41 enters the debug mode, a reset input signal entered from an external source is always masked irrespective of the MTR bit in order to carry out a monitoring process. - 1: A reset input signal entered from an external source is masked.
- 0: A reset input signal entered from an external source is not masked (default).
- 3. Instruction code EM_MONn(n=0-6) Debugging I/F52: R/W, CPU core 41: RO EM_MONn[31:0] Monitor Instruction Code (/Access Address/Data)
- This sets an instruction code for an instruction executed in a monitoring process with the debugging I/
F 52, and sets data to be processed, such as an address to be accessed in a monitoring process with the debugging I/F 52. - 4. Data to be processed AC_ADDT Debugging I/F52: R/W, CPU core 41: R/W AC_ADDT[31:0] Access Address/Data
- This sets data to be processed, such as an address to be accessed in a monitoring process with the debugging I/
F 52, and is established from theCPU core 41 when the result of an executed monitoring process is to be received from theCPU core 41. - The integrated
circuit device 300 according to the present invention is installed on thetarget board 48 prepared by the user, and theexternal bus 47 of theintegrated circuit device 300 is connected to the I/O ports 49 and thememory 50 which are mounted on thetarget board 48 by printed interconnections. As shown in FIG. 5, aninspection connector 51 is mounted on thetarget board 48, and the debugging I/F 52 of theintegrated circuit device 300 is connected to theconnector 81. - The
BCU 43 has a normal mode and a debug mode its operation modes that can be switched from one to the other. In the normal mode, theBCU 43 connects theexternal bus 47 continuously to theCPU core 41. In the debug mode, theBCU 43 switches theCPU core 41 from theexternal bus 47 to theDCU 51 when the address of an access destination issued by theCPU core 41 agrees with the address, which has been established beforehand, of theregister unit 54 of theDCU 51. - The
connector 81 on thetarget board 48 is used only when theintegrated circuit device 300 is inspected. A debugging system 40 as a circuit inspection device can detachably be connected to theconnector 81. Thedebugging system 400 has anICE 83 that can detachably be connected to theconnector 81 by aconnector 82. To theICE 83, there are connected apower supply unit 84 and acommunication module 85 which is connected to acommunication line 86 connected to ahost computer 87. - Each of the
ICE 83 and thehost computer 87 comprises a computer system which has various logic functions as various corresponding means that can be performed to achieve various data processing tasks according to an appropriate program which has been loaded beforehand. Thedebugging system 400 has a mode switching means, an instruction storing means, a data storing means, and a return storing means, provided as logic functions. - The mode switching means changes the operation mode of the
BCU 43 from the normal mode to the debug mode when an operation mode switching flag for theBCU 43 is issued by theICE 84 and supplied through theconnectors F 52 of theintegrated circuit device 300. - When an instruction code for enabling the
CPU core 41 to execute certain data processing is issued from theICU 84, the instruction storing means supplies the instruction code from theconnectors F 52, and stores the instruction code in the monitor registers 70. - When data required by data processing executed by the
CPU core 41 is issued by theICE 83, the data storing means supplies the data from theconnectors F 52, and stores the data in theregisters - When an instruction code for returning an access destination to be accessed by the
CPU core 41 is issued by theICE 84, the return storing means supplies the instruction code from theconnectors F 52, and stores the instruction code in the monitor registers 70. - The program which realizes the above various means as the various functions is stored beforehand as software in an information storage medium in the
debugging system 400. When a monitoring process is to be executed, the program is copied into theDCU 51, and then read by theCPU core 41 and theBCU 43. - When a debug interrupt occurs, the
CPU core 41 branches to a debug handler area whose addresses are “Oxffffffef-Oxffffffef” of a cache area. When the debug handler area is accessed, theBCU 43 switches theCPU core 41 from theexternal bus 47 to theDCU 51 in the debug mode. - After the
integrated circuit device 300 is reset, theCPU core 41 branches to a reset handler area whose addresses are “OxfffffffO-Oxffffffff” of the cache area. When the reset handler area is accessed only while “REE” of the debug control data “DBG_CONTROL” is being set to “1” in the debug mode, theBCU 43 switches theCPU core 41 from theexternal bus 47 to theDCU 51. - Since a monitoring process is carried out by successively replacing an instruction at the same address, when the monitoring process is to be carried out in the cache area, it is necessary to clear the cache area before and after replacing an instruction, or to execute the monitoring process in an uncache area.
- In the
integrated circuit device 300, theCPU core 41 branches from the debug handler area to the uncache area according to the latter method, and then executes the monitoring process at addresses 0x61000000 - 0x600001f. When this area is accessed, theBCU 43 switches theCPU core 41 from theexternal bus 47 to theDCU 51 in the debug mode. - After the monitoring process, the execution by the
CPU core 41 may be brought into a pending state using a bus hold request “Holdrq”. The bus hold request “Holdrq” generated from theDCU 51 for theBCU 43 by reading (ld.w 0×1c[rXX],r0) a certain area “0x6100001l c” during the debug mode. - A specific example of a program for performing the above various functions when the debugging system40 monitors the
integrated circuit device 300 will be described below. - (1) Initial codes:
- Prior to a transition to a first debug mode, instruction codes for a monitoring start process and a monitoring end process are established in advance in the
registers — 0x61000000 EM_MON0 ld.w 0 x lc[rXX],r0 — 0x61000004 EM_MON1 br +2 — 0x61000006 EM_MON1 ld.w 0 x 18[rXX],rXX — 0x61000008 EM_MON2 (continued from ld.w instruction code) — 0x6100000A EM_MON2 brkret - Debug handler area (cache area)/monitoring process area (uncache area) ->monitoring start process
0xFFFFFFE0 0x6100000C EM_MON3 st.w rXX,0xffffffec[r0] 0xFFFFFFE4 0x61000010 EM_MON4 movhi 0x6100,r0,rXX 0xFFFFFFE8 0x61000014 EM_MON5 jmp[rXX] 0xFFFFFFEA 0x61000016 EM_MON5 nop 0xFFFFFFEC 0x61000018 AC_ADDT (nop) 0xFFFFFFEE 0x6100001A AC_ADDT (nop) — 0x6100001C fixed nop instruction code — 0x6100001E fixed nop instruction code - Reset handler area (cache area) (when the REE bit of the DBG_CONTROL register is “1”)
0xFFFFFFF0 — fixed instruction code br +0 0xFFFFFFF2 — fixed instruction code nop 0xFFFFFFF4 — fixed instruction code br +0 0xFFFFFFF6 — fixed instruction code nop 0xFFFFFFF8 — fixed instruction code br +0 0xFFFFFFFA — fixed instruction code nop 0xFFFFFFFC — fixed instruction code br +0 0xFFFFFFFE — fixed instruction code nop - (2) Monitoring start process:
- Since a debut handler is in a cache area, it branches to an uncache area. At this time, the value of a general register rXX used in a monitoring process is saved to the access data register71 of AC_DDT.
0xFFFFFFE0 EM_MON3 st.w rXX,0xFFFfffec[r0] The value of rXX is saved to AC_DDT 0xFFFFFFE4 EM_MON4 movhi 0x6100,r0,rXX 0x61000000 is set to rXX QxFFFFFFE8 EM_MON5 jmp[rXX} Branching to 0x61000000 0xFFFFFFEA EM_MON5 nop Nothing done 0xFFFFFFEC AC_ADDT (nop) The value of rXX is saved 0xFFFFFFEE AC_ADDT (nop) The value of rXX is saved 0x61000000 EM_MON0 ld.w 0 x lc[rXX],rp Pending after loading is executed 0x61000004 EM_MON1 br + 2 Branching for re-fetching 0x61000006 EM_MON1 (ld.w 0 x 18[rXX],rXX) - (By generating a bus hold request during a data read access from a certain area due to the execution of an instruction to load→EM_MONO, the
CPU core 41 is brought into a bus hold state, holding the execution of instructions in a pending state after the end of a read cycle. In theintegrated circuit device 300, theCPU core 41 has a write buffer as an internal register. Since the execution of a write cycle is further delayed even when theCPU core 41 finishes the execution of a store instruction, it is possible to ensure the sequence of data accesses by holding the execution of instructions in a pending state with reading of data from an uncache area, and the exchange of data using the access data register 71 of AC_ADDT is reliably finished. After the bus holding is canceled, because the execution of instructions is resumed from a branch instruction of EM_MON1, pipeline is flushed by branching, and a new instruction code of EM_MON1 is re-fetched and executed.) - (2) Monitoring end process:
- The value of the general register rXX is returned to the original value, and a return instruction from the debug mode is executed. For a next transition to the debug mode, initial codes are established in the monitor registers70 of EM-MONn.
0x61000004 EM_MON1 br + 2 Branching for re-fetching 0x61000006 EM_MON1 ld.w 0 x 18[rXX],rXX The value of rXX is returned to the original value 0x61000008 EM_MON2 Continued from ld.w instruction code 0x6100000A EM_MON2 brkret Returned from the debug mode 0x6100000C EM_MON3 st.w rXX,0xFFFfffec[r0] (Code prior to monitoring start process) 0x61000010 EM_MON4 movhi 0x6100,r0,rXX (Code prior to monitoring start process) 0x61000014 EM_MON5 jmp [rXX] (Code prior to monitoring start process) 0x61000016 EM_MON5 nop (Code prior to monitoring start process) 0x61000018 AC_DDT (saved value of rXX) Saved value is established - (4) Example of reading the value of a general register (Example of reading the value of a general register rYY:
0x61000004 EM_MON1 br + 2 Branching for re-fetching 0x61000006 EM_MON1 nop Nothing done 0x61000008 EM_MON2 st.w rYY,0 x 18[rXX] rYY value is stored in AC_DDT 0x6100000C EM_MON3 jmp [rYY] Return to 0x61000000 0x6100000E EM_MON3 nop Nothing done — 0x61000018 AC_DDT — rYY value is written 0x61000000 EM_MON0 ld.w 0 x 1c[rXX],r0 Pending after loading is executed 0x61000004 EM_MON1 br + 2 Branching for re-fetching 0x61000006 EM_MON1 (nop) - (→the monitoring process is ended. AC_DDT is read to obtain the value of rYY.)
- (5) For establishing a designated value in a general register (Example of a designated value in a general register rYY):
0x61000004 EM_MON1 br + 2 Branching for re-fetching 0x61000006 EM_MON1 nop Nothing done 0x61000008 EM_MON2 ld.w 0 x 18[rXX],rYY The designated value is established in rYY 0x6100000C EM_MON3 jmp [rXX]0x Return to 61000000 — 0x6100000E EM_MON3 nop Nothing done — 0x61000018 AC_DDT (The value to be The value to established in rYY) be established in rYY 0x61000000 EM_MON0 ld.w 0 x 1c[rXX],r0 Pending after loading is executed 0x61000004 EM_MON1 br + 2 Branching for re-fetching 0x61000006 EM_MON1 (nop) - (→the monitoring process is ended.)
- (6) For reading the value of a system register (Example of reading the value of a system register sXX):
0x61000004 EM_MON1 br + 2 Branching for re-fetching 0x61000006 EM_MON1 stsr sXX,RYY sXX value is copied to rYY 0x61000008 EM_MON2 st.w rYY,0 x 18[rXX] rYY value is stored in AC_DDT 0x6100000C EM_MON3 jmp [rXX] Return to 0x61000000 0x6100000E EM_M0N3 nop Nothing done — 0x61000018 AC_ADDT — sXX value is written 0x61000000 EM_M0N0 ld.w 0 x lc[rXX],r0 Pending after loading is executed 0x61000004 EM_M0N1 br + 2 Branching for re-fetching 0x61000006 EM_M0N1 (stsrSySx,rYY) - (→the monitoring process is ended. AC_DDT is read to obtain the value of sXX.)
- (7) For establishing a designated value in a general register (Example of a designated value in a general register sxX):
0x61000004 EM_MON1 br + 2 Branching for re-fetching 0x61000006 EM_MON1 nop Nothing done 0x61000008 EM_MON2 ld.w 0 x 18[rXX],rYY The designated value is established in rYY 0x6100000C EM_MON3 ldsr rYY,sXX rYY value is copied to sXX 0x6100000E EM_MON3 jmp [rXX] Return to 0x61000000 — 0x61000018 AC_DDT (The value to be The value to established in sXX) be established in sXX 0x61000000 EM_MON0 ld.w 0 x 1c[rXX],r0 Pending after loading is executed 0x61000004 EM_MON1 br + 2 Branching for re-fetching 0x61000006″ (nop) - (→the monitoring process is ended.)
- (8) Reading data from a designated address space (Example of reading words from a memory):
0x61000004 EM_MON1 br + 2 Branching for re-fetching 0x61000006 EM_MON1 nop Nothing done 0x61000008 EM_MON2 ld.w 0 x 18[rXX],rYY A load address is established in rYY 0x6100000C EM_MON3 ld.w 0 x 00[rYY],rZZ Loading from a designated address 0x61000010 EM_MON4 st.w rZZ 0 x 18[rXX] rZZ value is written in AC_DDT 0x61000014 EM_MON5 jmp [rXX] Return to 0x61000000 0x61000016 EM_MON5 nop Nothing done 0x61000018 AC_ADDT (load address) A load address is established (load data) Load data is written — 0x61000000 EM_MON0 ld.w 0 x 1c[rXX],r0 Pending after loading is executed 0x61000004 EM_MON1 br + 2 Branching for re-fetching 0x61000006 EM_MON1 (nop) - (→the monitoring process is ended. AC_ADDT is read to obtain the value of load data.)
- (9) Writing data in a designated address space (Example of writing words from a memory): In this case, a monitoring process of the following two steps is carried out.
- 1. An address at which data is to be written is established.
- 2. Data to be written is established, and designated data is written in the designated address.
[1st step] 0x61000004 EM_MON1 br + 2 Branching for re-fetching 0x61000006 EM_MON1 nop Nothing done 0x61000008 EM_MON2 1d.w 0 × 18[rXX],rYY A load address is established in rYY 0x6100000C EM_MON3 jmp [rXX] Return to 0x61000000 0x6100000E EM_MON3 nop Nothing done 0x61000018 AC_ADDT (store address) A store address is established 0x61000000 EM_MON0 1d.w 0 × 1c[rXX],r0 Pending after loading is executed 0x61000004 EM_MON1 br + 2 Branching for re-fetching 0x61000006 EM_MON1 nop Nothing done - (→the monitoring process is ended. A second instruction code is established in EN_MONn, and store data is established in AC_ADDT, after which the monitoring process is started.)
[2nd step] 0x61000004 EM_MON1 br + 2 Branching for re-fetching 0x61000006 EM_MON1 nop Nothing done 0x61000008 EM_MON2 1d.w 0 × 18[rXX],rZZ A load address is established in rZZ 0x6100000C EM_MON3 st.w rZZ, 0 × 00[rYY] Data is stored at a designated address 0x61000010 EM_MON5 jmp [rXX] Return to 0x61000000 0x61000012 EM_MON5 nop Nothing done 0x61000018 AC_ADDT (store data) store data is written 0x61000000 EM_MON0 1d.w 0 × 1c[rXX],r0 Pending after loading is executed 0x61000004 EM_MON1 br + 2 Branching for re-fetching 0x61000006 EM_MON1 (nop) - (→the monitoring process is ended.)
- In use, the
integrated circuit device 300 according to the present invention is installed on thetarget board 48 prepared by the user. A program composed of various instruction codes and data to be processed is loaded as software in thememory 50 on thetarget board 48. Theintegrated circuit device 300 reads instruction codes and data to be processed from thememory 50 on thetarget board 48. - At this time, the operation mode of the
integrated circuit device 300 is the normal mode by default. Since theBCU 43 connects thememory 50 continuously to theCPU core 41, theCPU core 41 executes various data processing tasks based on instruction codes and data read from thememory 50. - The program stored in the
memory 50 for controlling theintegrated circuit device 300 to process data needs to be debugged when theintegrated circuit device 300 is in its development stage. For debugging the program, as shown in FIG. 5, thedebugging system 400 is connected to theintegrated circuit device 300 installed on thetarget board 48. - Specifically, since the debugging I/
F 52 of theintegrated circuit device 300 is connected to theconnector 81 on thetarget board 48, theconnector 82 of thedebugging system 400 is joined to theconnector 81. As shown FIGS. 6 and 7, theintegrated circuit device 300 carries out a data processing operation according to the program stored in thememory 50 on thetarget board 48, and while theintegrated circuit device 300 is carrying out the data processing operation, thedebugging system 400 accesses theDCU 51 via the debugging I/F 52. - The
DCU 52 effects an interrupt process on theBCU 43 to change the operation mode of theintegrated circuit device 300 from the normal mode to the debug mode which is an inspection mode. Theintegrated circuit device 300 will subsequently process data in the debug mode. Specifically, thedebugging system 400 stores a plurality of instruction codes and data to be processed into theregisters DCU 51, and stores an instruction code for returning an access destination for theCPU core 41 to their initial position into thefinal monitor register 70. - Inasmuch as the
CPU core 41 is connected to thememory 50 on thetarget board 48 by theBCU 43, theCPU core 41 executes the data processing operation according to the program stored in thememory 50. In the debug mode, theBCU 43 compares addresses issued by theCPU core 41 in the data processing operation with a given address which has been established beforehand for debugging. When an address from theCPU core 41 agrees with the given address, theBCU 43 changes a destination to be connected to theCPU core 41 from thememory 50 to theDCU 51. - The
CPU core 41 then reads instruction cores and data to be processed from theregisters DCU 51, so that theintegrated circuit device 300 carries out a desired data processing operation for debugging. As theCPU core 41 successively reads instruction codes and data to be processed from theregisters CPU core 41 returns an access destination to the initial position of the monitor registers 70 depending on the instruction code in thefinal monitor register 70. - For example, the
bus controller 63 of theDCU 51 causes theCPU core 41 to wait via theBCU 43. Therefore, when thedebugging system 400 updates instruction codes and data to be processed which are stored in theregisters DCU 51, thedebugging system 400 can cause theCPU core 41 to effect a next data processing operation for debugging. At this time, thedebugging system 400 may temporarily store and collect data processed by theCPU core 41, which executes the data processing operation for debugging, in theregisters - As described above, the
debugging system 400 causes theCPU core 41 to effect a data processing operation for debugging while updating the debugging program in theregisters debugging system 400 returns the operation mode of theintegrated circuit device 300 from the debug mode to the normal mode. - In the
integrated circuit device 300 according to the present invention, as described above, theDCU 51 is connected to theBCU 43, which switches a destination to be connected to theCPU core 41 between thememory 50 on thetarget board 48 and theregisters DCU 51 at predetermined times. - If the
debugging system 400 stores desired instruction codes and data to be processed in theregisters debugging system 400 is capable of causing theCPU core 41 to execute a desired data processing operation for debugging. Consequently, it is possible to inspect theintegrated circuit device 300 while it is being mounted on thetarget board 48 desired by the user. - Since the
registers CPU core 41 to execute various data processing tasks, the process of inspecting theintegrated circuit device 300 is not limited to the boundary scan test. - In the debug mode, the
CPU core 41 processes data in the same manner as in the normal mode. Accordingly, thedebugging system 400 can inspect various parts of theintegrated circuit device 300. Unlike the conventional DMA process described above, the internal register of theCPU core 41 can also be inspected without the need for a substantial modification of theCPU core 41. - With the integrated
circuit device 300 and thedebugging system 400, when instruction codes and data to be processed are stored in theregisters CPU core 41 executes a data processing operation for debugging based on the stored instruction codes and data to be processed, an access destination for theCPU core 41 is returned to the initial position of the monitor registers 70 depending on the instruction code in thefinal monitor register 70. Therefore,. the number ofregisters integrated circuit device 300 may be of a minimum required. - In the above embodiment, the
debugging system 400 stores an instruction code for returning an access destination for theCPU core 41 to the initial position in thefinal monitor register 70. However, this instruction code may fixedly be stored in thefinal monitor register 70, rather than being stored by thedebugging system 400. - While a preferred embodiment of the present invention has been described using specific terms, such description is for illustrative purposes only, and it is to be understood that changes and variations may be made without departing from the spirit or scope of the following claims.
Claims (7)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19120997A JP3151808B2 (en) | 1997-07-16 | 1997-07-16 | Integrated circuit device, circuit inspection device and method |
JP191209/1997 | 1997-07-16 | ||
JP9-191209 | 1997-07-16 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010010083A1 true US20010010083A1 (en) | 2001-07-26 |
US6415393B2 US6415393B2 (en) | 2002-07-02 |
Family
ID=16270729
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/115,652 Expired - Fee Related US6415393B2 (en) | 1997-07-16 | 1998-07-15 | Inspection of an integrated circuit device while being mounted on a circuit board |
Country Status (3)
Country | Link |
---|---|
US (1) | US6415393B2 (en) |
JP (1) | JP3151808B2 (en) |
DE (1) | DE19831761A1 (en) |
Cited By (49)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6367032B1 (en) * | 1999-10-21 | 2002-04-02 | Sony Corporation Of Japan | Method and system for debugging a microprocessor core |
US20030163773A1 (en) * | 2002-02-26 | 2003-08-28 | O'brien James J. | Multi-core controller |
US20050044452A1 (en) * | 2003-08-21 | 2005-02-24 | Takayuki Suzuki | Program processing device |
US20050044345A1 (en) * | 2003-08-21 | 2005-02-24 | Takayuki Suzuki | Program processing device |
US6892322B1 (en) * | 2000-10-26 | 2005-05-10 | Cypress Semiconductor Corporation | Method for applying instructions to microprocessor in test mode |
US6934898B1 (en) | 2001-11-30 | 2005-08-23 | Koninklijke Philips Electronics N.V. | Test circuit topology reconfiguration and utilization techniques |
US20050268168A1 (en) * | 2004-04-27 | 2005-12-01 | Yuzo Ishihara | Debugging circuit and a method of controlling the debugging circuit |
US20090222693A1 (en) * | 2008-02-29 | 2009-09-03 | Moyer William C | Method and apparatus for masking debug resources |
US20090222692A1 (en) * | 2008-02-29 | 2009-09-03 | Robertson Alistair P | Method and apparatus for sharing debug resources |
US7627784B1 (en) * | 2005-04-06 | 2009-12-01 | Altera Corporation | Modular processor debug core connection for programmable chip systems |
US7737724B2 (en) | 2007-04-17 | 2010-06-15 | Cypress Semiconductor Corporation | Universal digital block interconnection and channel routing |
US7761845B1 (en) | 2002-09-09 | 2010-07-20 | Cypress Semiconductor Corporation | Method for parameterizing a user module |
US7765095B1 (en) | 2000-10-26 | 2010-07-27 | Cypress Semiconductor Corporation | Conditional branching in an in-circuit emulation system |
US7770113B1 (en) | 2001-11-19 | 2010-08-03 | Cypress Semiconductor Corporation | System and method for dynamically generating a configuration datasheet |
US7774190B1 (en) | 2001-11-19 | 2010-08-10 | Cypress Semiconductor Corporation | Sleep and stall in an in-circuit emulation system |
US7825688B1 (en) | 2000-10-26 | 2010-11-02 | Cypress Semiconductor Corporation | Programmable microcontroller architecture(mixed analog/digital) |
US7844437B1 (en) | 2001-11-19 | 2010-11-30 | Cypress Semiconductor Corporation | System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit |
US7893724B2 (en) | 2004-03-25 | 2011-02-22 | Cypress Semiconductor Corporation | Method and circuit for rapid alignment of signals |
US8026739B2 (en) | 2007-04-17 | 2011-09-27 | Cypress Semiconductor Corporation | System level interconnect with programmable switching |
US8040266B2 (en) | 2007-04-17 | 2011-10-18 | Cypress Semiconductor Corporation | Programmable sigma-delta analog-to-digital converter |
US8049569B1 (en) | 2007-09-05 | 2011-11-01 | Cypress Semiconductor Corporation | Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes |
US8069428B1 (en) | 2001-10-24 | 2011-11-29 | Cypress Semiconductor Corporation | Techniques for generating microcontroller configuration information |
US8069436B2 (en) | 2004-08-13 | 2011-11-29 | Cypress Semiconductor Corporation | Providing hardware independence to automate code generation of processing device firmware |
US8067948B2 (en) | 2006-03-27 | 2011-11-29 | Cypress Semiconductor Corporation | Input/output multiplexer bus |
US8069405B1 (en) | 2001-11-19 | 2011-11-29 | Cypress Semiconductor Corporation | User interface for efficiently browsing an electronic document using data-driven tabs |
US8078970B1 (en) | 2001-11-09 | 2011-12-13 | Cypress Semiconductor Corporation | Graphical user interface with user-selectable list-box |
US8078894B1 (en) | 2007-04-25 | 2011-12-13 | Cypress Semiconductor Corporation | Power management architecture, method and configuration system |
US8085100B2 (en) | 2005-02-04 | 2011-12-27 | Cypress Semiconductor Corporation | Poly-phase frequency synthesis oscillator |
US8085067B1 (en) | 2005-12-21 | 2011-12-27 | Cypress Semiconductor Corporation | Differential-to-single ended signal converter circuit and method |
US8089461B2 (en) | 2005-06-23 | 2012-01-03 | Cypress Semiconductor Corporation | Touch wake for electronic devices |
US8092083B2 (en) | 2007-04-17 | 2012-01-10 | Cypress Semiconductor Corporation | Temperature sensor with digital bandgap |
US8103496B1 (en) | 2000-10-26 | 2012-01-24 | Cypress Semicondutor Corporation | Breakpoint control in an in-circuit emulation system |
US8103497B1 (en) | 2002-03-28 | 2012-01-24 | Cypress Semiconductor Corporation | External interface for event architecture |
US8120408B1 (en) | 2005-05-05 | 2012-02-21 | Cypress Semiconductor Corporation | Voltage controlled oscillator delay cell and method |
US8130025B2 (en) | 2007-04-17 | 2012-03-06 | Cypress Semiconductor Corporation | Numerical band gap |
US8149048B1 (en) | 2000-10-26 | 2012-04-03 | Cypress Semiconductor Corporation | Apparatus and method for programmable power management in a programmable analog circuit block |
US8160864B1 (en) | 2000-10-26 | 2012-04-17 | Cypress Semiconductor Corporation | In-circuit emulator and pod synchronized boot |
US8176296B2 (en) | 2000-10-26 | 2012-05-08 | Cypress Semiconductor Corporation | Programmable microcontroller architecture |
US8286125B2 (en) | 2004-08-13 | 2012-10-09 | Cypress Semiconductor Corporation | Model for a hardware device-independent method of defining embedded firmware for programmable systems |
CN102929755A (en) * | 2012-09-27 | 2013-02-13 | 许继集团有限公司 | Fault detection method of CPU (Central Processing Unit) module address and data bus |
US8402313B1 (en) | 2002-05-01 | 2013-03-19 | Cypress Semiconductor Corporation | Reconfigurable testing system and method |
US8499270B1 (en) | 2007-04-25 | 2013-07-30 | Cypress Semiconductor Corporation | Configuration of programmable IC design elements |
US8516025B2 (en) | 2007-04-17 | 2013-08-20 | Cypress Semiconductor Corporation | Clock driven dynamic datapath chaining |
US8527949B1 (en) | 2001-11-19 | 2013-09-03 | Cypress Semiconductor Corporation | Graphical user interface for dynamically reconfiguring a programmable device |
US9053233B2 (en) | 2011-08-15 | 2015-06-09 | Freescale Semiconductor, Inc. | Method and device for controlling debug event resources |
US9448964B2 (en) | 2009-05-04 | 2016-09-20 | Cypress Semiconductor Corporation | Autonomous control in a programmable system |
US9564902B2 (en) | 2007-04-17 | 2017-02-07 | Cypress Semiconductor Corporation | Dynamically configurable and re-configurable data path |
US9720805B1 (en) | 2007-04-25 | 2017-08-01 | Cypress Semiconductor Corporation | System and method for controlling a target device |
US10698662B2 (en) | 2001-11-15 | 2020-06-30 | Cypress Semiconductor Corporation | System providing automatic source code generation for personalization and parameterization of user modules |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6665817B1 (en) * | 1999-05-07 | 2003-12-16 | Morphics Technology, Inc. | Apparatus and method for implementing a wireless system-on-a-chip with a reprogrammable tester, debugger, and bus monitor |
JP2001134461A (en) * | 1999-11-05 | 2001-05-18 | Fujitsu Ltd | System and method for controlling reset |
JP4444473B2 (en) * | 2000-08-28 | 2010-03-31 | リコーマイクロエレクトロニクス株式会社 | Data writing system |
DE10106340A1 (en) * | 2001-02-09 | 2002-08-29 | Europ Lab Molekularbiolog | Circuit for processing data |
DE10116862A1 (en) * | 2001-04-04 | 2002-10-17 | Infineon Technologies Ag | Program controlled unit |
US6829692B2 (en) * | 2001-09-14 | 2004-12-07 | Intel Corporation | System and method for providing data to multi-function memory |
US6782463B2 (en) * | 2001-09-14 | 2004-08-24 | Intel Corporation | Shared memory array |
WO2003036895A1 (en) * | 2001-10-25 | 2003-05-01 | Renesas Technology Corp. | Semiconductor integrated circuit for communication, modulating/demodulating device, and communication diagnosing method |
US7007157B2 (en) * | 2001-10-30 | 2006-02-28 | Microsoft Corporation | Network interface sharing methods and apparatuses that support kernel mode data traffic and user mode data traffic |
US7362797B2 (en) * | 2002-03-21 | 2008-04-22 | Broadcom Corporation | Physical layer device having an analog SERDES pass through mode |
US20050060690A1 (en) * | 2003-09-15 | 2005-03-17 | Kuo-Jung Tung | Microprocessor system with software emulation processed by auxiliary hardware |
US7526691B1 (en) * | 2003-10-15 | 2009-04-28 | Marvell International Ltd. | System and method for using TAP controllers |
JP4437986B2 (en) | 2005-09-30 | 2010-03-24 | 富士通マイクロエレクトロニクス株式会社 | Semiconductor integrated circuit device, interface test control circuit, and test method |
US7665002B1 (en) * | 2005-12-14 | 2010-02-16 | Advanced Micro Devices, Inc. | Multi-core integrated circuit with shared debug port |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5995654A (en) | 1982-11-22 | 1984-06-01 | Mitsubishi Electric Corp | Debugging machine connecting method of microprocessor |
JPS6298437A (en) | 1985-10-24 | 1987-05-07 | Oki Electric Ind Co Ltd | Microcomputer |
US5535331A (en) * | 1987-09-04 | 1996-07-09 | Texas Instruments Incorporated | Processor condition sensing circuits, systems and methods |
JPH04112341A (en) | 1990-09-03 | 1992-04-14 | Nec Ic Microcomput Syst Ltd | Microcomputer lsi |
JPH04317140A (en) | 1991-04-16 | 1992-11-09 | Matsushita Electric Ind Co Ltd | Function test device for micro computer |
GB2266606B (en) * | 1992-04-27 | 1996-02-14 | Intel Corp | A microprocessor with an external command mode |
JP2713124B2 (en) | 1993-12-01 | 1998-02-16 | 日本電気株式会社 | In-circuit emulator |
US5537536A (en) * | 1994-06-21 | 1996-07-16 | Intel Corporation | Apparatus and method for debugging electronic components through an in-circuit emulator |
JPH0815387A (en) | 1994-06-28 | 1996-01-19 | Mitsubishi Denki Semiconductor Software Kk | Microcomputer test circuit |
US6070252A (en) * | 1994-09-30 | 2000-05-30 | Intel Corporation | Method and apparatus for interactive built-in-self-testing with user-programmable test patterns |
JPH09120393A (en) | 1995-10-23 | 1997-05-06 | Matsushita Electric Ind Co Ltd | One-chip microcomputer system |
US5884023A (en) * | 1995-12-14 | 1999-03-16 | Texas Instruments Incorporated | Method for testing an integrated circuit with user definable trace function |
US5983017A (en) * | 1996-11-12 | 1999-11-09 | Lsi Logic Corporation | Virtual monitor debugging method and apparatus |
-
1997
- 1997-07-16 JP JP19120997A patent/JP3151808B2/en not_active Expired - Fee Related
-
1998
- 1998-07-15 US US09/115,652 patent/US6415393B2/en not_active Expired - Fee Related
- 1998-07-15 DE DE19831761A patent/DE19831761A1/en not_active Ceased
Cited By (71)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6367032B1 (en) * | 1999-10-21 | 2002-04-02 | Sony Corporation Of Japan | Method and system for debugging a microprocessor core |
US7825688B1 (en) | 2000-10-26 | 2010-11-02 | Cypress Semiconductor Corporation | Programmable microcontroller architecture(mixed analog/digital) |
US8358150B1 (en) | 2000-10-26 | 2013-01-22 | Cypress Semiconductor Corporation | Programmable microcontroller architecture(mixed analog/digital) |
US10261932B2 (en) | 2000-10-26 | 2019-04-16 | Cypress Semiconductor Corporation | Microcontroller programmable system on a chip |
US8555032B2 (en) | 2000-10-26 | 2013-10-08 | Cypress Semiconductor Corporation | Microcontroller programmable system on a chip with programmable interconnect |
US8149048B1 (en) | 2000-10-26 | 2012-04-03 | Cypress Semiconductor Corporation | Apparatus and method for programmable power management in a programmable analog circuit block |
US8160864B1 (en) | 2000-10-26 | 2012-04-17 | Cypress Semiconductor Corporation | In-circuit emulator and pod synchronized boot |
US8736303B2 (en) | 2000-10-26 | 2014-05-27 | Cypress Semiconductor Corporation | PSOC architecture |
US10020810B2 (en) | 2000-10-26 | 2018-07-10 | Cypress Semiconductor Corporation | PSoC architecture |
US10725954B2 (en) | 2000-10-26 | 2020-07-28 | Monterey Research, Llc | Microcontroller programmable system on a chip |
US8103496B1 (en) | 2000-10-26 | 2012-01-24 | Cypress Semicondutor Corporation | Breakpoint control in an in-circuit emulation system |
US6892322B1 (en) * | 2000-10-26 | 2005-05-10 | Cypress Semiconductor Corporation | Method for applying instructions to microprocessor in test mode |
US10248604B2 (en) | 2000-10-26 | 2019-04-02 | Cypress Semiconductor Corporation | Microcontroller programmable system on a chip |
US9843327B1 (en) | 2000-10-26 | 2017-12-12 | Cypress Semiconductor Corporation | PSOC architecture |
US8176296B2 (en) | 2000-10-26 | 2012-05-08 | Cypress Semiconductor Corporation | Programmable microcontroller architecture |
US7765095B1 (en) | 2000-10-26 | 2010-07-27 | Cypress Semiconductor Corporation | Conditional branching in an in-circuit emulation system |
US9766650B2 (en) | 2000-10-26 | 2017-09-19 | Cypress Semiconductor Corporation | Microcontroller programmable system on a chip with programmable interconnect |
US8069428B1 (en) | 2001-10-24 | 2011-11-29 | Cypress Semiconductor Corporation | Techniques for generating microcontroller configuration information |
US10466980B2 (en) | 2001-10-24 | 2019-11-05 | Cypress Semiconductor Corporation | Techniques for generating microcontroller configuration information |
US8793635B1 (en) | 2001-10-24 | 2014-07-29 | Cypress Semiconductor Corporation | Techniques for generating microcontroller configuration information |
US8078970B1 (en) | 2001-11-09 | 2011-12-13 | Cypress Semiconductor Corporation | Graphical user interface with user-selectable list-box |
US10698662B2 (en) | 2001-11-15 | 2020-06-30 | Cypress Semiconductor Corporation | System providing automatic source code generation for personalization and parameterization of user modules |
US8370791B2 (en) | 2001-11-19 | 2013-02-05 | Cypress Semiconductor Corporation | System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit |
US8069405B1 (en) | 2001-11-19 | 2011-11-29 | Cypress Semiconductor Corporation | User interface for efficiently browsing an electronic document using data-driven tabs |
US8533677B1 (en) | 2001-11-19 | 2013-09-10 | Cypress Semiconductor Corporation | Graphical user interface for dynamically reconfiguring a programmable device |
US7774190B1 (en) | 2001-11-19 | 2010-08-10 | Cypress Semiconductor Corporation | Sleep and stall in an in-circuit emulation system |
US7770113B1 (en) | 2001-11-19 | 2010-08-03 | Cypress Semiconductor Corporation | System and method for dynamically generating a configuration datasheet |
US7844437B1 (en) | 2001-11-19 | 2010-11-30 | Cypress Semiconductor Corporation | System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit |
US8527949B1 (en) | 2001-11-19 | 2013-09-03 | Cypress Semiconductor Corporation | Graphical user interface for dynamically reconfiguring a programmable device |
US6934898B1 (en) | 2001-11-30 | 2005-08-23 | Koninklijke Philips Electronics N.V. | Test circuit topology reconfiguration and utilization techniques |
US20030163773A1 (en) * | 2002-02-26 | 2003-08-28 | O'brien James J. | Multi-core controller |
US8103497B1 (en) | 2002-03-28 | 2012-01-24 | Cypress Semiconductor Corporation | External interface for event architecture |
US8402313B1 (en) | 2002-05-01 | 2013-03-19 | Cypress Semiconductor Corporation | Reconfigurable testing system and method |
US7761845B1 (en) | 2002-09-09 | 2010-07-20 | Cypress Semiconductor Corporation | Method for parameterizing a user module |
US7434103B2 (en) | 2003-08-21 | 2008-10-07 | Sanyo Electric Co., Ltd. | Program processing device |
US7203819B2 (en) * | 2003-08-21 | 2007-04-10 | Sony Electric Co., Ltd | Program processing device |
US20050044452A1 (en) * | 2003-08-21 | 2005-02-24 | Takayuki Suzuki | Program processing device |
US20050044345A1 (en) * | 2003-08-21 | 2005-02-24 | Takayuki Suzuki | Program processing device |
US7893724B2 (en) | 2004-03-25 | 2011-02-22 | Cypress Semiconductor Corporation | Method and circuit for rapid alignment of signals |
US7590891B2 (en) * | 2004-04-27 | 2009-09-15 | Oki Semiconductor Co., Ltd. | Debugging circuit and a method of controlling the debugging circuit |
US20050268168A1 (en) * | 2004-04-27 | 2005-12-01 | Yuzo Ishihara | Debugging circuit and a method of controlling the debugging circuit |
US8069436B2 (en) | 2004-08-13 | 2011-11-29 | Cypress Semiconductor Corporation | Providing hardware independence to automate code generation of processing device firmware |
US8286125B2 (en) | 2004-08-13 | 2012-10-09 | Cypress Semiconductor Corporation | Model for a hardware device-independent method of defining embedded firmware for programmable systems |
US8085100B2 (en) | 2005-02-04 | 2011-12-27 | Cypress Semiconductor Corporation | Poly-phase frequency synthesis oscillator |
US7627784B1 (en) * | 2005-04-06 | 2009-12-01 | Altera Corporation | Modular processor debug core connection for programmable chip systems |
US8120408B1 (en) | 2005-05-05 | 2012-02-21 | Cypress Semiconductor Corporation | Voltage controlled oscillator delay cell and method |
US8089461B2 (en) | 2005-06-23 | 2012-01-03 | Cypress Semiconductor Corporation | Touch wake for electronic devices |
US8085067B1 (en) | 2005-12-21 | 2011-12-27 | Cypress Semiconductor Corporation | Differential-to-single ended signal converter circuit and method |
US8717042B1 (en) | 2006-03-27 | 2014-05-06 | Cypress Semiconductor Corporation | Input/output multiplexer bus |
US8067948B2 (en) | 2006-03-27 | 2011-11-29 | Cypress Semiconductor Corporation | Input/output multiplexer bus |
US9564902B2 (en) | 2007-04-17 | 2017-02-07 | Cypress Semiconductor Corporation | Dynamically configurable and re-configurable data path |
US8482313B2 (en) | 2007-04-17 | 2013-07-09 | Cypress Semiconductor Corporation | Universal digital block interconnection and channel routing |
US7737724B2 (en) | 2007-04-17 | 2010-06-15 | Cypress Semiconductor Corporation | Universal digital block interconnection and channel routing |
US8516025B2 (en) | 2007-04-17 | 2013-08-20 | Cypress Semiconductor Corporation | Clock driven dynamic datapath chaining |
US8026739B2 (en) | 2007-04-17 | 2011-09-27 | Cypress Semiconductor Corporation | System level interconnect with programmable switching |
US8130025B2 (en) | 2007-04-17 | 2012-03-06 | Cypress Semiconductor Corporation | Numerical band gap |
US8092083B2 (en) | 2007-04-17 | 2012-01-10 | Cypress Semiconductor Corporation | Temperature sensor with digital bandgap |
US8040266B2 (en) | 2007-04-17 | 2011-10-18 | Cypress Semiconductor Corporation | Programmable sigma-delta analog-to-digital converter |
US8476928B1 (en) | 2007-04-17 | 2013-07-02 | Cypress Semiconductor Corporation | System level interconnect with programmable switching |
US8909960B1 (en) | 2007-04-25 | 2014-12-09 | Cypress Semiconductor Corporation | Power management architecture, method and configuration system |
US9720805B1 (en) | 2007-04-25 | 2017-08-01 | Cypress Semiconductor Corporation | System and method for controlling a target device |
US8078894B1 (en) | 2007-04-25 | 2011-12-13 | Cypress Semiconductor Corporation | Power management architecture, method and configuration system |
US8499270B1 (en) | 2007-04-25 | 2013-07-30 | Cypress Semiconductor Corporation | Configuration of programmable IC design elements |
US8049569B1 (en) | 2007-09-05 | 2011-11-01 | Cypress Semiconductor Corporation | Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes |
US7870434B2 (en) * | 2008-02-29 | 2011-01-11 | Freescale Semiconductor, Inc. | Method and apparatus for masking debug resources |
US7870430B2 (en) | 2008-02-29 | 2011-01-11 | Freescale Semiconductor, Inc. | Method and apparatus for sharing debug resources |
US20090222692A1 (en) * | 2008-02-29 | 2009-09-03 | Robertson Alistair P | Method and apparatus for sharing debug resources |
US20090222693A1 (en) * | 2008-02-29 | 2009-09-03 | Moyer William C | Method and apparatus for masking debug resources |
US9448964B2 (en) | 2009-05-04 | 2016-09-20 | Cypress Semiconductor Corporation | Autonomous control in a programmable system |
US9053233B2 (en) | 2011-08-15 | 2015-06-09 | Freescale Semiconductor, Inc. | Method and device for controlling debug event resources |
CN102929755A (en) * | 2012-09-27 | 2013-02-13 | 许继集团有限公司 | Fault detection method of CPU (Central Processing Unit) module address and data bus |
Also Published As
Publication number | Publication date |
---|---|
US6415393B2 (en) | 2002-07-02 |
JP3151808B2 (en) | 2001-04-03 |
JPH1139189A (en) | 1999-02-12 |
DE19831761A1 (en) | 1999-02-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6415393B2 (en) | Inspection of an integrated circuit device while being mounted on a circuit board | |
KR102604010B1 (en) | Automated test equipment using on-chip-system test controller | |
US7665002B1 (en) | Multi-core integrated circuit with shared debug port | |
US5479652A (en) | Microprocessor with an external command mode for diagnosis and debugging | |
JP4335999B2 (en) | Semiconductor integrated circuit device with built-in processor | |
EP0511752B1 (en) | High-speed integrated circuit testing with JTAG | |
US7653845B2 (en) | Test algorithm selection in memory built-in self test controller | |
US6209045B1 (en) | Data processor and data processing system | |
US5708773A (en) | JTAG interface system for communicating with compliant and non-compliant JTAG devices | |
JP2006127553A (en) | Central processing unit for easily testing and debugging programs | |
JP2001142734A (en) | Microcomputer | |
US6691270B2 (en) | Integrated circuit and method of operation of such a circuit employing serial test scan chains | |
US20100153786A1 (en) | Processor, multiprocessor, and debugging method | |
US7743278B2 (en) | Test access control for plural processors of an integrated circuit | |
US7676698B2 (en) | Apparatus and method for coupling a plurality of test access ports to external test and debug facility | |
US6691268B1 (en) | Method and apparatus for swapping state data with scan cells | |
US6041176A (en) | Emulation devices utilizing state machines | |
US7428661B2 (en) | Test and debug processor and method | |
US6167365A (en) | Method of initializing CPU for emulation | |
JP2619112B2 (en) | Test facilitation circuit for information processing equipment | |
CN115061032A (en) | Function test method and device for multi-clock-domain chip | |
JP2004094451A (en) | On-chip jtag interface circuit and system lsi | |
JP4600134B2 (en) | Multiprocessor system | |
JP2004038464A (en) | Microcomputer with built-in debugging function | |
CN117234831B (en) | Chip function test method and system based on multi-core CPU |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NEC CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SATOH, SHUJI;REEL/FRAME:009337/0187 Effective date: 19980701 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: NEC ELECTRONICS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:013774/0295 Effective date: 20021101 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:NEC ELECTRONICS CORPORATION;REEL/FRAME:025183/0574 Effective date: 20100401 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20140702 |