US20010012392A1 - Method and apparatus for inspecting wafers - Google Patents
Method and apparatus for inspecting wafers Download PDFInfo
- Publication number
- US20010012392A1 US20010012392A1 US09/118,835 US11883598A US2001012392A1 US 20010012392 A1 US20010012392 A1 US 20010012392A1 US 11883598 A US11883598 A US 11883598A US 2001012392 A1 US2001012392 A1 US 2001012392A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor wafer
- inspection
- inspection station
- cluster tool
- wafer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67155—Apparatus for manufacturing or treating in a plurality of work-stations
- H01L21/67161—Apparatus for manufacturing or treating in a plurality of work-stations characterized by the layout of the process chambers
- H01L21/67167—Apparatus for manufacturing or treating in a plurality of work-stations characterized by the layout of the process chambers surrounding a central transfer chamber
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67242—Apparatus for monitoring, sorting or marking
- H01L21/67253—Process monitoring, e.g. flow or thickness monitoring
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67242—Apparatus for monitoring, sorting or marking
- H01L21/67288—Monitoring of warpage, curvature, damage, defects or the like
Definitions
- the present invention relates to methods and apparatus for inspecting wafers.
- the invention relates to apparatus disposed in single and multi-chamber cluster tools for inspecting wafers.
- cluster tools transport the wafer between various stations, such as, for example, a chemical vapor deposition station or an etching station. After fabrication, the wafer is transported from the cluster tool to an inspection station and inspected for surface defects, line width, electrical functions, and the like.
- wafers are not individually inspected because of the disparity between the throughputs of the fabrication machinery and the inspection machinery. Individual inspection for each wafer would either require a prohibitive amount of inspection machinery to maintain adequate throughput, or result in an unacceptable loss of productivity. Accordingly, wafers are sampled for inspection, with the sampling rate and selection method being based on the process involved.
- wafers are processed in lots of 20 to 25 wafers each, and usually with 4 to 5 lots processed between cleanings of the processing chambers. In the case of 300 mm wafers, the lot size is about 12-13 wafers.
- the process chamber may suffer an excursion, such as a blown o-ring or electrical arcing.
- Accumulated process material such as etchant or deposition material, may flake off the walls of the chamber onto the wafers.
- the excursion occurs early in the first lot or shortly after a sampling, for example, the low sampling rate can produce enormous waste in terms of the number of defective wafers that consume processing time and material before the problem with the process is detected during the next sampling. A higher sampling rate could minimize this problem, but, as noted, productivity would suffer as a consequence.
- the smaller defects are typically caused by instabilities in the various processes, and the instabilities are factored into the sampling rate to minimize the number of defective wafers that go through processing before a sampling detects the problem.
- the larger defects are generally unpredictable, being caused by a catastrophic breakdown, and can therefore cause the greatest loss in terms of waste.
- inspection machines require very large granite or marble tables to provide a stable, non-moving platform on which to perform the inspection. These tables are quite large and have a large footprint, taking up valuable manufacturing floor space.
- the large inspection machines have a reduced throughput. The reduced throughput requires a lower sampling rate which results in higher waste or lower productivity.
- the present invention overcomes these disadvantages and others by providing an inspection station coupled to the cluster tool. Coupling the inspection station to the cluster tool provides a method and apparatus for a quick, real-time sampling of wafers that would detect large defects sooner while minimizing any adverse impact on throughput.
- a semiconductor wafer inspection station comprises a cluster tool and an inspection station attached to the cluster tool.
- the inspection station includes an image detector for detecting an image of the semiconductor wafer, and a processor for processing the detected image to detect defects in the semiconductor wafer.
- an inspection chamber is attached to the cluster tool, and the inspection station is disposed in the inspection chamber.
- the inspection chamber includes a rotatable chuck and the inspection station includes a light source positioned to illuminate the semiconductor wafer when it is positioned on the chuck.
- An image detector is positioned for receiving light that is reflected by the semiconductor wafer and a processor is coupled to the image detector for processing the detected image to detect defects.
- the present invention also provides a method of inspecting a semiconductor wafer.
- the method comprises the steps of providing a cluster tool, attaching an inspection station to the cluster tool, and positioning the semiconductor wafer at the inspection station for inspection.
- a light source illuminates the semiconductor wafer and a receiver receives a reflected image.
- a processor coupled to the receiver processes the image to detect defects.
- the inspection station sends a warning to an operator.
- the invention provides for inspection of the semiconductor wafer before it leaves the cluster tool/inspection station.
- the present invention offers several advantages, such as reducing wafer loss and providing for improved sampling without hampering the throughput of the cluster tool. For example, after a process has taken place, the wafer is passed under a glancing laser-type apparatus which is controlled by the same software that controls the cluster tool. In the event a defect is detected, the tool can either shut down or provide a warning to an operator, thereby reducing wafer loss by preventing the processing of other wafers until the problem is corrected. If no defect is detected, the wafer continues with further processing steps, as necessary. If the wafers are sampled for testing, the uninspected wafers continue through the processing as before, leaving the throughput unaffected.
- a glancing laser-type apparatus can quickly detect a 0.5 micron defect, which allows a higher sampling rate, thereby reducing waste and increasing productivity.
- the invention achieves these advantages without increasing the footprint of the equipment, thereby preserving valuable floor space.
- FIG. 1 illustrates a cluster tool with an inspection chamber according to the present invention
- FIG. 2 illustrates an optical inspection station disposed inside the inspection chamber.
- FIG. 3 illustrates an electrical testing station disposed inside the inspection chamber.
- FIG. 4 illustrates equipment for inspecting for defects in the dimensions of features on a wafer.
- FIG. 5 illustrates an inspection station disposed outside the inspection chamber.
- the present invention includes a cluster tool 10 coupled to the wall 11 of a clean room 13 .
- the cluster tool 10 includes a housing 12 that defines an interior region 14 , a plurality of conventional process/reaction chambers 18 , and a conventional transport module 24 having a transport device 25 for transporting a semiconductor wafer 26 .
- the cluster tool 10 further includes an inspection chamber 20 coupled to the housing 12 and disposed to receive semiconductor wafers 26 for inspection.
- the process chambers 18 provide a suitable atmosphere for various processes used in the manufacture of the semiconductor wafer 26 , such as deposition and etching.
- the housing 12 and inspection chamber 20 are maintained at a vacuum pressure level suitable for the processing of semiconductor wafers by vacuum pumps (not shown).
- the chambers 18 , 20 are coupled to the housing 12 by commercially available gate valves 30 or the like.
- the gate valves 30 isolate the environments of the chambers 18 , 20 , from that of the housing 12 .
- Load locks 16 provide vacuum/next capabilities for transferring a wafer from the cluster tool 10 to factory automation 22 in the clean room 13 .
- the inspection chamber 20 includes a conventional inspection station 34 , shown in FIG. 2.
- the inspection station 34 includes a light source 36 , a light receiver 38 , and a wafer-receiving chuck 40 .
- the light source 36 is disposed in the chamber 20 to direct a beam of light 44 at a semiconductor wafer 26 mounted on the chuck 40 and the light receiver 38 is disposed to receive an image 50 reflected from the surface 52 of a semiconductor wafer 26 held by the chuck 40 .
- a processor 60 is coupled to the light receiver 38 for receiving the image 50 and processing the image 50 for detecting defects.
- the processor 60 can be coupled to a display monitor 62 to provide information, such as inspection progress or a visual warning of defects noted, to an operator.
- the processor 60 can also be coupled to an audio warning device 64 , to provide an audio warning to the operator.
- the light source 36 includes a laser 56 .
- the laser 56 illuminates the entire surface 52 of the semiconductor wafer 26 , either by a single steady beam or by a narrow beam that is swept back-and-forth across the surface 52 .
- the chuck 40 rotates the semiconductor wafer 26 while the laser 56 sweeps a beam of light back-and-forth, thereby illuminating the entire surface 52 .
- a laser inspection device is generally capable of discriminating defects down to about 0.2-0.5 microns.
- a laser is a preferred light source 56
- other light sources and receivers can be used.
- a white light source may be used to illuminate the surface to be inspected and a receiver, such as a video receiver, receives an image of the surface.
- a processor coupled to the receiver electronically compares the received image against a known good image.
- dark field illumination techniques can be used.
- the inspection station 34 has been described with respect to an inspection device for detecting large scale defects, but the invention is not limited thereto.
- the station can also include other inspection devices.
- the inspection station 34 can also include test equipment 70 (FIG. 3) for performing electrical function tests or inspection equipment 74 (FIG. 4) for detecting defects in the dimensions of features formed on the semiconductor wafer 26 .
- Other possible inspection equipment includes appropriate apparatus for optical inspection of oxidation induced stacking faults or pattern comparison inspection. In fact, any inspection process that is typically performed during or after a semiconductor wafer manufacturing process can be performed at the inspection station 34 .
- the invention also includes a method of inspecting semiconductor wafers.
- the method includes the steps of adding an inspection station 34 to the cluster tool 10 and positioning the semiconductor wafer 26 at the inspection station 34 for inspection.
- the inspection station 34 can be located inside the housing 12 or in an inspection chamber 20 connected to the cluster tool 10 .
- the inspection station 34 is located in an inspection chamber 20 that includes an interior region in fluid communication with the interior region 14 of the housing 12 .
- the semiconductor wafer 26 is inspected without being exposed to ambient atmosphere whether the inspection station 34 is disposed in the housing 12 or in an adjacent inspection chamber 20 .
- the inspection station 34 can be located outside the chamber, as illustrated in FIG. 5, and view the wafer through a transparent window.
- the invention also includes the step of inspecting the wafer 26 and warning an operator when a defect is detected.
- the inspecting step can include an optical, or visual, inspection or an electrical inspection.
- the warning can include an audio signal, a visual signal or both.
- the inspection station can be located in central housing of the cluster tool, instead of a separate inspection chamber.
- the light source and receiver can be attached to the inside of the housing and disposed to inspect the wafer as the transport mechanism transports the wafer to or from one or more of the processing chambers 18 .
- defects in the semiconductor wafer includes defects in material deposited on the semiconductor wafer during the fabrication process.
Abstract
Description
- The present invention relates to methods and apparatus for inspecting wafers. In particular, the invention relates to apparatus disposed in single and multi-chamber cluster tools for inspecting wafers.
- During conventional fabrication of semiconductor wafers, cluster tools transport the wafer between various stations, such as, for example, a chemical vapor deposition station or an etching station. After fabrication, the wafer is transported from the cluster tool to an inspection station and inspected for surface defects, line width, electrical functions, and the like.
- Generally, wafers are not individually inspected because of the disparity between the throughputs of the fabrication machinery and the inspection machinery. Individual inspection for each wafer would either require a prohibitive amount of inspection machinery to maintain adequate throughput, or result in an unacceptable loss of productivity. Accordingly, wafers are sampled for inspection, with the sampling rate and selection method being based on the process involved.
- Empirically, manufacturers know that certain processes are more stable than others, and select the sampling rates for each process accordingly. For example, some processes are very stable and, once the process is adjusted to produce parameters that are within the inspection criteria, the parameters do not vary greatly over time. In these cases, once the process is adjusted, the processing machinery can operate relatively autonomously for days at a time. Thus, stable processes do not require a high sampling rate. Other, less stable, processes require a higher sampling rate.
- Generally, wafers are processed in lots of 20 to 25 wafers each, and usually with 4 to 5 lots processed between cleanings of the processing chambers. In the case of 300 mm wafers, the lot size is about 12-13 wafers. With a low sampling rate as used with more stable processes, it is possible for many wafers to complete the process having defects. For example, in an otherwise stable process, the process chamber may suffer an excursion, such as a blown o-ring or electrical arcing. Accumulated process material, such as etchant or deposition material, may flake off the walls of the chamber onto the wafers. If the excursion occurs early in the first lot or shortly after a sampling, for example, the low sampling rate can produce enormous waste in terms of the number of defective wafers that consume processing time and material before the problem with the process is detected during the next sampling. A higher sampling rate could minimize this problem, but, as noted, productivity would suffer as a consequence.
- Defects resulting from such casualties to the process chamber result in large scale defects, on the order of 0.5 micron in size. In the past, manufacturers have not inspected separately for such large defects because large defects are discovered during inspection for smaller defects. Yet these large scale defects account for a large proportion of defective wafers.
- The smaller defects are typically caused by instabilities in the various processes, and the instabilities are factored into the sampling rate to minimize the number of defective wafers that go through processing before a sampling detects the problem. The larger defects, on the other hand, are generally unpredictable, being caused by a catastrophic breakdown, and can therefore cause the greatest loss in terms of waste.
- Manufacturers are striving to detect ever smaller defects, such as 0.15 to 0.18 micron-sized defects. Unfortunately, the equipment necessary to detect these smaller defects is very large, expensive, complicated, and takes up a lot of valuable floor space.
- In particular, as the detectable defect size shrinks, the corresponding inspection machinery increases in size, complexity, and cost. For example, in order to determine line width in the 0.15 to 0.18 Micron range, inspection machines require very large granite or marble tables to provide a stable, non-moving platform on which to perform the inspection. These tables are quite large and have a large footprint, taking up valuable manufacturing floor space. In addition, the large inspection machines have a reduced throughput. The reduced throughput requires a lower sampling rate which results in higher waste or lower productivity.
- Moreover, as the wafer size increases towards the 300 millimeter size, the handling equipment necessary to move the wafers around also increases in size and complexity, with a resultant slowdown in handling speeds.
- Thus, manufacturers would welcome a method and apparatus for a quick, real-time sampling of wafers. Quick, real-time sampling would allow a higher sampling rate while minimizing any adverse impact on throughput and result in early detection of large defects. Early detection of large defects would minimize the waste associated therewith by saving the remaining wafers in the lot from further processing, thereby saving time and material. Moreover, such real-time sampling would reduce the sampling burden on the large inspection machines or effectively increase their sampling rate.
- The present invention overcomes these disadvantages and others by providing an inspection station coupled to the cluster tool. Coupling the inspection station to the cluster tool provides a method and apparatus for a quick, real-time sampling of wafers that would detect large defects sooner while minimizing any adverse impact on throughput.
- According to the present invention, a semiconductor wafer inspection station comprises a cluster tool and an inspection station attached to the cluster tool. The inspection station includes an image detector for detecting an image of the semiconductor wafer, and a processor for processing the detected image to detect defects in the semiconductor wafer.
- In preferred embodiments of the invention, an inspection chamber is attached to the cluster tool, and the inspection station is disposed in the inspection chamber. The inspection chamber includes a rotatable chuck and the inspection station includes a light source positioned to illuminate the semiconductor wafer when it is positioned on the chuck. An image detector is positioned for receiving light that is reflected by the semiconductor wafer and a processor is coupled to the image detector for processing the detected image to detect defects.
- The present invention also provides a method of inspecting a semiconductor wafer. The method comprises the steps of providing a cluster tool, attaching an inspection station to the cluster tool, and positioning the semiconductor wafer at the inspection station for inspection. A light source illuminates the semiconductor wafer and a receiver receives a reflected image. A processor coupled to the receiver processes the image to detect defects. When the inspection detects a defect, the inspection station sends a warning to an operator. Thus, the invention provides for inspection of the semiconductor wafer before it leaves the cluster tool/inspection station.
- The present invention offers several advantages, such as reducing wafer loss and providing for improved sampling without hampering the throughput of the cluster tool. For example, after a process has taken place, the wafer is passed under a glancing laser-type apparatus which is controlled by the same software that controls the cluster tool. In the event a defect is detected, the tool can either shut down or provide a warning to an operator, thereby reducing wafer loss by preventing the processing of other wafers until the problem is corrected. If no defect is detected, the wafer continues with further processing steps, as necessary. If the wafers are sampled for testing, the uninspected wafers continue through the processing as before, leaving the throughput unaffected. However, a glancing laser-type apparatus can quickly detect a 0.5 micron defect, which allows a higher sampling rate, thereby reducing waste and increasing productivity. Importantly, the invention achieves these advantages without increasing the footprint of the equipment, thereby preserving valuable floor space.
- These and other features and advantages of the invention will become apparent from the following detailed description of preferred embodiments of the present invention.
- FIG. 1 illustrates a cluster tool with an inspection chamber according to the present invention; and
- FIG. 2 illustrates an optical inspection station disposed inside the inspection chamber.
- FIG. 3 illustrates an electrical testing station disposed inside the inspection chamber.
- FIG. 4 illustrates equipment for inspecting for defects in the dimensions of features on a wafer.
- FIG. 5 illustrates an inspection station disposed outside the inspection chamber.
- As illustrated in FIG. 1, the present invention includes a cluster tool10 coupled to the wall 11 of a
clean room 13. The cluster tool 10 includes ahousing 12 that defines aninterior region 14, a plurality of conventional process/reaction chambers 18, and aconventional transport module 24 having atransport device 25 for transporting asemiconductor wafer 26. The cluster tool 10 further includes aninspection chamber 20 coupled to thehousing 12 and disposed to receivesemiconductor wafers 26 for inspection. Theprocess chambers 18 provide a suitable atmosphere for various processes used in the manufacture of thesemiconductor wafer 26, such as deposition and etching. Thehousing 12 andinspection chamber 20 are maintained at a vacuum pressure level suitable for the processing of semiconductor wafers by vacuum pumps (not shown). Thechambers housing 12 by commerciallyavailable gate valves 30 or the like. Thegate valves 30 isolate the environments of thechambers housing 12. Load locks 16 provide vacuum/next capabilities for transferring a wafer from the cluster tool 10 tofactory automation 22 in theclean room 13. - The
inspection chamber 20 includes aconventional inspection station 34, shown in FIG. 2. In preferred embodiments of the invention, theinspection station 34 includes alight source 36, alight receiver 38, and a wafer-receivingchuck 40. Thelight source 36 is disposed in thechamber 20 to direct a beam of light 44 at asemiconductor wafer 26 mounted on thechuck 40 and thelight receiver 38 is disposed to receive animage 50 reflected from thesurface 52 of asemiconductor wafer 26 held by thechuck 40. Aprocessor 60 is coupled to thelight receiver 38 for receiving theimage 50 and processing theimage 50 for detecting defects. Theprocessor 60 can be coupled to adisplay monitor 62 to provide information, such as inspection progress or a visual warning of defects noted, to an operator. Theprocessor 60 can also be coupled to anaudio warning device 64, to provide an audio warning to the operator. - In preferred embodiments, the
light source 36 includes alaser 56. Thelaser 56 illuminates theentire surface 52 of thesemiconductor wafer 26, either by a single steady beam or by a narrow beam that is swept back-and-forth across thesurface 52. In one embodiment of the invention, thechuck 40 rotates thesemiconductor wafer 26 while thelaser 56 sweeps a beam of light back-and-forth, thereby illuminating theentire surface 52. As is known in the art, a laser inspection device is generally capable of discriminating defects down to about 0.2-0.5 microns. - Although a laser is a preferred
light source 56, other light sources and receivers can be used. For example, a white light source may be used to illuminate the surface to be inspected and a receiver, such as a video receiver, receives an image of the surface. A processor coupled to the receiver electronically compares the received image against a known good image. Alternatively, dark field illumination techniques can be used. - The
inspection station 34 has been described with respect to an inspection device for detecting large scale defects, but the invention is not limited thereto. The station can also include other inspection devices. For example, theinspection station 34 can also include test equipment 70 (FIG. 3) for performing electrical function tests or inspection equipment 74 (FIG. 4) for detecting defects in the dimensions of features formed on thesemiconductor wafer 26. Other possible inspection equipment includes appropriate apparatus for optical inspection of oxidation induced stacking faults or pattern comparison inspection. In fact, any inspection process that is typically performed during or after a semiconductor wafer manufacturing process can be performed at theinspection station 34. - The invention also includes a method of inspecting semiconductor wafers. The method includes the steps of adding an
inspection station 34 to the cluster tool 10 and positioning thesemiconductor wafer 26 at theinspection station 34 for inspection. - The
inspection station 34 can be located inside thehousing 12 or in aninspection chamber 20 connected to the cluster tool 10. In preferred embodiments of the invention, theinspection station 34 is located in aninspection chamber 20 that includes an interior region in fluid communication with theinterior region 14 of thehousing 12. Advantageously, thesemiconductor wafer 26 is inspected without being exposed to ambient atmosphere whether theinspection station 34 is disposed in thehousing 12 or in anadjacent inspection chamber 20. Alternatively, theinspection station 34 can be located outside the chamber, as illustrated in FIG. 5, and view the wafer through a transparent window. - The invention also includes the step of inspecting the
wafer 26 and warning an operator when a defect is detected. According to one aspect of the invention, the inspecting step can include an optical, or visual, inspection or an electrical inspection. The warning can include an audio signal, a visual signal or both. - It will be understood that the inspection station can be located in central housing of the cluster tool, instead of a separate inspection chamber. In that case, the light source and receiver can be attached to the inside of the housing and disposed to inspect the wafer as the transport mechanism transports the wafer to or from one or more of the
processing chambers 18. It will also be understood that defects in the semiconductor wafer includes defects in material deposited on the semiconductor wafer during the fabrication process. - The above descriptions and drawings are only illustrative of the preferred embodiments which present the features and advantages of the present invention, and it is not intended that the present invention be limited thereto. Any modification of the present invention which comes within the spirit and scope of the following claims is considered part of the present invention.
Claims (23)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/118,835 US6424733B2 (en) | 1998-07-20 | 1998-07-20 | Method and apparatus for inspecting wafers |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/118,835 US6424733B2 (en) | 1998-07-20 | 1998-07-20 | Method and apparatus for inspecting wafers |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010012392A1 true US20010012392A1 (en) | 2001-08-09 |
US6424733B2 US6424733B2 (en) | 2002-07-23 |
Family
ID=22381011
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/118,835 Expired - Lifetime US6424733B2 (en) | 1998-07-20 | 1998-07-20 | Method and apparatus for inspecting wafers |
Country Status (1)
Country | Link |
---|---|
US (1) | US6424733B2 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2003038858A2 (en) * | 2001-11-02 | 2003-05-08 | Ebara Corporation | A semiconductor manufacturing apparatus having a built-in inspection apparatus and method therefor |
DE10332572A1 (en) * | 2003-07-11 | 2005-02-17 | Nanophotonics Ag | Fabrication installation for semiconductor wafers and components, includes measurement module for registering wafer surfaces |
DE10350517A1 (en) * | 2003-10-29 | 2005-06-09 | Sieghard Schiller Gmbh & Co. Kg | Holder for semiconductor wafer stack has robotic handling arm and separate stacks rotatable about a vertical axis for free access and transportation |
US6963076B1 (en) * | 2000-07-31 | 2005-11-08 | Xerox Corporation | System and method for optically sensing defects in OPC devices |
DE102004033879A1 (en) * | 2004-07-13 | 2006-02-02 | Carl Zeiss Sms Gmbh | Inspection, measurement and repair system for use in the semiconductor industry combines a manipulator with inspection, measurement and repair modules with the object under test handled using interfaces to the manipulator |
US20140292363A1 (en) * | 2009-05-01 | 2014-10-02 | Dcg Systems, Inc. | Systems and method for laser voltage imaging state mapping |
US20140320837A1 (en) * | 1998-07-14 | 2014-10-30 | Nova Measuring Instruments Ltd. | Monitoring apparatus and method particularly useful in photolithographically processing substrates |
US20160343597A1 (en) * | 2015-05-22 | 2016-11-24 | Samsung Electronics Co., Ltd. | Apparatus for treating substrate |
US20180164129A1 (en) * | 2016-12-12 | 2018-06-14 | Kabushiki Kaisha Tokai Rika Denki Seisakusho | Magnetometric sensor |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6517669B2 (en) * | 1999-02-26 | 2003-02-11 | Micron Technology, Inc. | Apparatus and method of detecting endpoint of a dielectric etch |
US20020120728A1 (en) * | 2000-12-22 | 2002-08-29 | Jason Braatz | Method and apparatus for network-enablement of devices using device intelligence and network architecture |
US6547409B2 (en) * | 2001-01-12 | 2003-04-15 | Electroglas, Inc. | Method and apparatus for illuminating projecting features on the surface of a semiconductor wafer |
US20040183900A1 (en) * | 2003-03-20 | 2004-09-23 | Everest Vit | Method and system for automatically detecting defects in remote video inspection applications |
US7313262B2 (en) * | 2003-08-06 | 2007-12-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Apparatus for visualization of process chamber conditions |
US7227628B1 (en) * | 2003-10-10 | 2007-06-05 | Kla-Tencor Technologies Corp. | Wafer inspection systems and methods for analyzing inspection data |
US7601272B2 (en) * | 2005-01-08 | 2009-10-13 | Applied Materials, Inc. | Method and apparatus for integrating metrology with etch processing |
US20060154388A1 (en) * | 2005-01-08 | 2006-07-13 | Richard Lewington | Integrated metrology chamber for transparent substrates |
US7662648B2 (en) * | 2005-08-31 | 2010-02-16 | Micron Technology, Inc. | Integrated circuit inspection system |
JP2012138316A (en) * | 2010-12-28 | 2012-07-19 | Hitachi High-Technologies Corp | Charged particle beam device with microscale management function |
US8781209B2 (en) | 2011-11-03 | 2014-07-15 | United Technologies Corporation | System and method for data-driven automated borescope inspection |
US8792705B2 (en) | 2011-11-03 | 2014-07-29 | United Technologies Corporation | System and method for automated defect detection utilizing prior data |
US8744166B2 (en) | 2011-11-03 | 2014-06-03 | United Technologies Corporation | System and method for multiple simultaneous automated defect detection |
US8761490B2 (en) | 2011-11-03 | 2014-06-24 | United Technologies Corporation | System and method for automated borescope inspection user interface |
US8781210B2 (en) | 2011-11-09 | 2014-07-15 | United Technologies Corporation | Method and system for automated defect detection |
US9471057B2 (en) * | 2011-11-09 | 2016-10-18 | United Technologies Corporation | Method and system for position control based on automated defect detection feedback |
US10429314B2 (en) | 2017-07-31 | 2019-10-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | EUV vessel inspection method and related system |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5259881A (en) | 1991-05-17 | 1993-11-09 | Materials Research Corporation | Wafer processing cluster tool batch preheating and degassing apparatus |
CA2102201A1 (en) | 1991-05-21 | 1992-11-22 | Ebrahim Ghanbari | Cluster tool soft etch module and ecr plasma generator therefor |
US5228206A (en) | 1992-01-15 | 1993-07-20 | Submicron Systems, Inc. | Cluster tool dry cleaning system |
US5370739A (en) | 1992-06-15 | 1994-12-06 | Materials Research Corporation | Rotating susceptor semiconductor wafer processing cluster tool module useful for tungsten CVD |
US5655060A (en) | 1995-03-31 | 1997-08-05 | Brooks Automation | Time optimal trajectory for cluster tool robots |
US5634268A (en) * | 1995-06-07 | 1997-06-03 | International Business Machines Corporation | Method for making direct chip attach circuit card |
JPH09184715A (en) * | 1995-12-28 | 1997-07-15 | Hitachi Ltd | Pattern form inspection device |
EP1016126B1 (en) * | 1997-03-31 | 2018-12-26 | Nanometrics Incorporated | Optical inspection module and method for detecting particles and defects on substrates in integrated process tools |
US6020957A (en) * | 1998-04-30 | 2000-02-01 | Kla-Tencor Corporation | System and method for inspecting semiconductor wafers |
-
1998
- 1998-07-20 US US09/118,835 patent/US6424733B2/en not_active Expired - Lifetime
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9291911B2 (en) * | 1998-07-14 | 2016-03-22 | Nova Measuring Instruments Ltd. | Monitoring apparatus and method particularly useful in photolithographically processing substrates |
US20140320837A1 (en) * | 1998-07-14 | 2014-10-30 | Nova Measuring Instruments Ltd. | Monitoring apparatus and method particularly useful in photolithographically processing substrates |
US6963076B1 (en) * | 2000-07-31 | 2005-11-08 | Xerox Corporation | System and method for optically sensing defects in OPC devices |
US7361600B2 (en) * | 2001-11-02 | 2008-04-22 | Ebara Corporation | Semiconductor manufacturing apparatus having a built-in inspection apparatus and a device manufacturing method using said manufacturing apparatus |
US20040248329A1 (en) * | 2001-11-02 | 2004-12-09 | Ebara Corporation | Semiconductor manufacturing apparatus having a built-in inspection apparatus and a device manufacturing method using said manufacturing apparatus |
WO2003038858A3 (en) * | 2001-11-02 | 2003-10-16 | Ebara Corp | A semiconductor manufacturing apparatus having a built-in inspection apparatus and method therefor |
WO2003038858A2 (en) * | 2001-11-02 | 2003-05-08 | Ebara Corporation | A semiconductor manufacturing apparatus having a built-in inspection apparatus and method therefor |
CN1302515C (en) * | 2001-11-02 | 2007-02-28 | 株式会社荏原制作所 | Semiconductor manufacturing apparatus having a built-in inspection apparatus and a device manufacturing method using said manufacturing apparatus |
DE10332572A1 (en) * | 2003-07-11 | 2005-02-17 | Nanophotonics Ag | Fabrication installation for semiconductor wafers and components, includes measurement module for registering wafer surfaces |
DE10350517A1 (en) * | 2003-10-29 | 2005-06-09 | Sieghard Schiller Gmbh & Co. Kg | Holder for semiconductor wafer stack has robotic handling arm and separate stacks rotatable about a vertical axis for free access and transportation |
DE102004033879A1 (en) * | 2004-07-13 | 2006-02-02 | Carl Zeiss Sms Gmbh | Inspection, measurement and repair system for use in the semiconductor industry combines a manipulator with inspection, measurement and repair modules with the object under test handled using interfaces to the manipulator |
US20140292363A1 (en) * | 2009-05-01 | 2014-10-02 | Dcg Systems, Inc. | Systems and method for laser voltage imaging state mapping |
US9244121B2 (en) * | 2009-05-01 | 2016-01-26 | Dcg Systems, Inc. | Systems and method for laser voltage imaging state mapping |
US20160343597A1 (en) * | 2015-05-22 | 2016-11-24 | Samsung Electronics Co., Ltd. | Apparatus for treating substrate |
US10217653B2 (en) * | 2015-05-22 | 2019-02-26 | Samsung Electronics Co., Ltd. | Apparatus for treating substrate |
US20180164129A1 (en) * | 2016-12-12 | 2018-06-14 | Kabushiki Kaisha Tokai Rika Denki Seisakusho | Magnetometric sensor |
US10408640B2 (en) * | 2016-12-12 | 2019-09-10 | Kabushiki Kaisha Tokai Rika Denki Seisakusho | Magnetometric sensor |
Also Published As
Publication number | Publication date |
---|---|
US6424733B2 (en) | 2002-07-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6424733B2 (en) | Method and apparatus for inspecting wafers | |
US6707544B1 (en) | Particle detection and embedded vision system to enhance substrate yield and throughput | |
JP5065468B2 (en) | System and method for automatically analyzing defective materials on semiconductors | |
US6936842B2 (en) | Method and apparatus for process monitoring | |
WO2002029384A2 (en) | Method and apparatus for embedded substrate and system status monitoring | |
US20070023683A1 (en) | Vacuum processing apparatus and vacuum processing method | |
CN110323148B (en) | Wafer defect sensing system and method | |
WO2002029886A2 (en) | Method and apparatus for substrate surface inspection using spectral profiling techniques | |
US7832353B2 (en) | Semiconductor manufacturing apparatus equipped with wafer inspection device and inspection techniques | |
CN114121737A (en) | Wafer box device, machine table and wafer detection method | |
JPH04152545A (en) | Inspection method of foreign body | |
US7091496B2 (en) | Electron microscopic inspection apparatus | |
JP4302491B2 (en) | Single wafer vacuum processing equipment | |
KR20010001224A (en) | Method and apparatus for detecting defects on a wafer | |
US5868803A (en) | Method for mounting a wafer loading device to a process machine | |
KR20000018618A (en) | Wafer edge breakage detector for manufacturing semiconductor device and wafer testing apparatus thereof | |
KR100449346B1 (en) | Wafer transfer module and wafer diagnosis method using the same | |
EP1096548A2 (en) | Semiconductor wafer processing apparatus comprising a wafer presence detector and method | |
Casper et al. | Semiconductor Yield Enhancement through Particle Control | |
US20090175706A1 (en) | Method and apparatus for detecting a wafer pod | |
US6684164B1 (en) | True defect monitoring through repeating defect deletion | |
KR100689696B1 (en) | semiconductor device manufacturing system and using method there of | |
CN109884085B (en) | Equipment detection device, working method thereof and semiconductor equipment | |
EP1098351A2 (en) | Apparatus detecting misalignment of processing semiconductor wafers in a cassette and associated methods | |
KR20010064306A (en) | semiconductor apparatus for protecting breakage of loading/unloding wafers |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LANGLEY, RODNEY C.;REEL/FRAME:009341/0165 Effective date: 19980716 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: MOSAID TECHNOLOGIES INCORPORATED, CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023220/0243 Effective date: 20090609 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: MOSAID TECHNOLOGIES INCORPORATED,CANADA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE ASSIGNEES' ADDRESS PREVIOUSLY RECORDED ON REEL 023220 FRAME 0243. ASSIGNOR(S) HEREBY CONFIRMS THE MOSAID TECHNOLOGIES INCORPORATED 6 SAUBLE DRIVE, SUITE 203, OTTAWA,ONTARIO, CANADA K2K 2X1;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:024225/0878 Effective date: 20090609 |
|
AS | Assignment |
Owner name: ROYAL BANK OF CANADA, CANADA Free format text: U.S. INTELLECTUAL PROPERTY SECURITY AGREEMENT (FOR NON-U.S. GRANTORS) - SHORT FORM;ASSIGNORS:658276 N.B. LTD.;658868 N.B. INC.;MOSAID TECHNOLOGIES INCORPORATED;REEL/FRAME:027512/0196 Effective date: 20111223 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., Free format text: CHANGE OF NAME;ASSIGNOR:MOSAID TECHNOLOGIES INCORPORATED;REEL/FRAME:032439/0638 Effective date: 20140101 |
|
AS | Assignment |
Owner name: CONVERSANT IP N.B. 868 INC., CANADA Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:033484/0344 Effective date: 20140611 Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:033484/0344 Effective date: 20140611 Owner name: CONVERSANT IP N.B. 276 INC., CANADA Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:033484/0344 Effective date: 20140611 |
|
AS | Assignment |
Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., CANADA Free format text: CHANGE OF ADDRESS;ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033678/0096 Effective date: 20140820 Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., Free format text: CHANGE OF ADDRESS;ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033678/0096 Effective date: 20140820 |
|
AS | Assignment |
Owner name: CPPIB CREDIT INVESTMENTS INC., AS LENDER, CANADA Free format text: U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033706/0367 Effective date: 20140611 Owner name: ROYAL BANK OF CANADA, AS LENDER, CANADA Free format text: U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033706/0367 Effective date: 20140611 |
|
AS | Assignment |
Owner name: CPPIB CREDIT INVESTMENTS, INC., CANADA Free format text: AMENDED AND RESTATED U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:046900/0136 Effective date: 20180731 |
|
AS | Assignment |
Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., CANADA Free format text: RELEASE OF U.S. PATENT AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:ROYAL BANK OF CANADA, AS LENDER;REEL/FRAME:047645/0424 Effective date: 20180731 Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., Free format text: RELEASE OF U.S. PATENT AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:ROYAL BANK OF CANADA, AS LENDER;REEL/FRAME:047645/0424 Effective date: 20180731 |
|
AS | Assignment |
Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., CANADA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CPPIB CREDIT INVESTMENTS INC.;REEL/FRAME:054372/0281 Effective date: 20201028 |