US20010018314A1 - Methods of polishing materials, methods of slowing a rate of material removal of a polishing process, and methods of forming trench isolation regions - Google Patents
Methods of polishing materials, methods of slowing a rate of material removal of a polishing process, and methods of forming trench isolation regions Download PDFInfo
- Publication number
- US20010018314A1 US20010018314A1 US09/775,788 US77578801A US2001018314A1 US 20010018314 A1 US20010018314 A1 US 20010018314A1 US 77578801 A US77578801 A US 77578801A US 2001018314 A1 US2001018314 A1 US 2001018314A1
- Authority
- US
- United States
- Prior art keywords
- polishing
- layer
- substrate
- silicon dioxide
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31051—Planarisation of the insulating layers
- H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/959—Mechanical polishing of wafer
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/977—Thinning or removal of substrate
Definitions
- This invention pertains to methods of polishing materials in semiconductor assemblies and to methods of slowing a rate of material removal of a polishing process during formation of semiconductor assemblies.
- trenched isolation region will generally comprise a trench or cavity formed within the substrate and be filled with an insulative material, such as silicon dioxide.
- Wafer fragment 10 is shown at a preliminary stage of a prior art processing sequence.
- Wafer fragment 10 comprises a semiconductive material 12 upon which is formed a layer of oxide 14 , a layer of nitride 16 , and a patterned layer of photoresist 18 .
- Nitride layer 16 comprises an upper surface 17 , upon which photoresist layer 18 is supported.
- Semiconductive material 12 commonly comprises monocrystalline silicon which is lightly doped with a conductivity enhancing dopant.
- patterned photoresist layer 18 is used as a mask for an etching process. During the etch, unmasked portions of nitride layer 16 , oxide layer 14 , and semiconductive material 12 are removed to form a trench 20 extending within the semiconductive material 12 .
- photoresist layer 18 is removed. Subsequently, an oxide fill layer 24 is formed over nitride layer 16 and within trench 20 .
- layer 24 is removed, generally by an abrasion technique such as chemical-mechanical polishing (CMP), inwardly to about upper surface 17 of nitride layer 16 .
- CMP chemical-mechanical polishing
- Such polishing forms an oxide plug 26 within the semiconductor material 12 .
- a difficulty of polishing processes can be in stopping the polishing process at a desired level, such as at about upper surface 17 . It would therefore be desirable to develop improved polishing processes, and to apply such polishing processes toward developing improved processes of forming field isolation regions.
- the invention encompasses polishing processes, methods of polishing materials, methods of slowing a rate of material removal of a polishing process, and methods of forming trench isolation regions.
- the invention encompasses a method for polishing a material in which the material is formed over a surface of a substrate.
- a chemical composition and a substantially non-porous polishing pad are provided proximate to the material.
- the material is substantially wettable to the chemical composition, while the substrate surface and substantially non-porous polishing pad are substantially non-wettable to the chemical composition.
- the material is polished with the substantially non-porous polishing pad and chemical composition to expose at least some of the surface of the substrate.
- the invention encompasses a method for slowing a rate of material removal of a polishing process at a surface.
- a first layer having an upper surface is formed over a substrate.
- a second layer is formed over the first layer upper surface.
- the second layer is more hydrophilic than the first layer.
- a substantially non-porous hydrophobic material polishing pad and a water-comprising chemical composition are utilized to polish to the first layer upper surface.
- the invention encompasses a method of forming a trench isolation region.
- a first silicon dioxide layer is formed over a semiconductive material substrate.
- a polysilicon layer having an upper surface is formed over the first silicon dioxide layer.
- An opening is formed through the polysilicon layer, through the first silicon dioxide layer, and into the semiconductive material substrate.
- a second layer of silicon dioxide is formed within the opening and over the polysilicon layer upper surface.
- the second layer of silicon dioxide substantially completely fills the opening.
- the second layer of silicon dioxide is polished from over the polysilicon layer upper surface utilizing a substantially non-porous hydrophobic material polishing pad and a water-comprising chemical composition.
- the polishing removes the silicon dioxide at a material-removal rate.
- the material-removal rate slows upon reaching about the polysilicon layer upper surface.
- a plug of silicon dioxide remains within the opening in the semiconductive substrate.
- the plug is a trench isolation region.
- FIG. 1 is a schematic, cross-sectional, fragmentary view of a semiconductor wafer fragment at a preliminary processing step in accordance with a prior art processing sequence.
- FIG. 2 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 1.
- FIG. 3 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 2.
- FIG. 4 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 3.
- FIG. 5 is a schematic, cross-sectional, fragmentary view of a semiconductor wafer fragment at a preliminary processing step of a method of the present invention.
- FIG. 6 shows the FIG. 5 wafer fragment at a processing step subsequent to that of FIG. 5.
- FIG. 7 shows the FIG. 5 wafer fragment at a processing step subsequent to that of FIG. 6.
- FIG. 8 shows the FIG. 5 wafer fragment at a processing step subsequent to that of FIG. 7.
- FIG. 9 shows the FIG. 5 wafer fragment at a processing step subsequent to that of FIG. 8, processed according to a first embodiment of the present invention.
- FIG. 10 shows the FIG. 5 wafer fragment at a processing step subsequent to FIG. 8, processed according to a second embodiment of the present invention.
- Wafer fragment 50 is illustrated at a preliminary step of a method of the present invention.
- Wafer fragment 50 comprises a semiconductive substrate 52 upon which is formed a pad layer 54 , a first material layer 56 , and a patterned masking layer 58 .
- Pad layer 54 comprises an upper surface 55 over which is formed first material layer 56
- first material layer 56 comprises an upper surface 57 over which is formed patterned masking layer 58 .
- Patterned masking layer 58 covers a portion of first material layer 56 , and leaves a portion of layer 56 exposed.
- the term “semiconductive substrate” is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials).
- substrate refers to any supporting structure, including, but not limited to, the semiconductive substrates described above. For instance, the term “substrate” could encompass material 52 and/or one or both of layers 54 and 56 .
- Semiconductive substrate 52 may comprise, for example, monocrystalline silicon which is lightly doped with a conductivity-enhancing dopant.
- Pad layer 54 preferably comprises a material which is selectively etchable relative to semiconductive substrate 52 .
- Pad layer 54 may alternatively be referred to as an intermediate layer 54 .
- First material layer 56 preferably comprises a material which is substantially non-wettable by a polishing solution under conditions which will be described in more detail below.
- semiconductive substrate 52 comprises monocrystalline silicon
- pad layer 54 comprises silicon dioxide
- first material layer 56 comprises polysilicon.
- Patterned masking layer 58 can comprise, for example, photoresist.
- an opening 60 is formed through layers 54 and 56 , and into substrate 52 . Opening 60 is formed by removing portions of layer 56 , layer 54 and semiconductive substrate 52 exposed through patterned photoresist 58 . Opening 60 can be formed by methods known to persons of ordinary skill in the art. Such methods will vary, depending on the composition of semiconductive substrate 52 and layers 54 and 56 . For instance, if semiconductive substrate 52 comprises monocrystalline silicon, layer 54 comprises silicon dioxide, and layer 56 comprises polysilicon, opening 60 can be formed by a wet etch.
- plug material layer 62 will preferably comprise an insulative material.
- An example insulative material is silicon dioxide.
- Plug material layer 62 can be formed by conventional methods.
- plug material 62 is removed from over first material layer upper surface 57 by a polishing method.
- layer 62 is polished utilizing a substantially non-porous material polishing pad and a chemical composition to which layer 62 is substantially wettable and to which layer 56 and the polishing pad material are substantially non-wettable.
- a substantially non-porous material polishing pad and a chemical composition to which layer 62 is substantially wettable and to which layer 56 and the polishing pad material are substantially non-wettable.
- layer 62 comprises a substantially hydrophilic material, such as silicon dioxide
- layer 56 comprises a substantially hydrophobic material, such as polysilicon
- an exemplary chemical composition of the present invention will be aqueous and pH about 11. Polishing particles, such as alumina or silica, could of course also be provided.
- the polishing removes material of layer 62 exposed to the polishing pad at a material-removal rate. After enough of the material of layer 62 is removed, at least some of upper surface 57 of layer 56 is exposed to the polishing pad. The material of layer 62 exposed to the polishing pad is less readily removed by the polishing pad after upper surface 57 is exposed to the polishing pad. Thus, the material-removal rate slows after the upper surface 57 of layer 56 is exposed to the polishing pad. The material-removal rate can continue to slow as the amount of surface 57 exposed to the polishing pad increases relative to the amount of layer 62 exposed to the pad. The material-removal rate can slow to zero, or about zero, if a sufficient amount of surface 57 is exposed to the polishing pad.
- One possible mechanism of the invention is that the substantially non-porous, substantially non-wettable polishing pad and substantially non-wettable layer 56 inhibit the chemical composition from seeping between the pad and layer 56 , and actually repel the chemical composition therefrom.
- the material-removal rate becomes about zero when the chemical composition is no longer between the polishing pad and layer 62 .
- a polishing method which would likely substantially stop removing material when a chemical composition is no longer between a polishing pad and an underlying material is, for example, a chemical-mechanical polishing method. It is noted, however, that the scope of the invention is to be limited only in accordance with the language of the claims that follow, properly interpreted in accordance with the doctrine of equivalents, and not solely by the mechanism discussed above.
- plug 64 substantially removes layer 62 from outwardly of layer 56 and leaves a plug 64 within opening 60 (shown in FIG. 7).
- Plug 64 preferably comprises a substantially planar upper surface 65 which is substantially co-planar with upper surface 57 of layer 56 .
- plug 64 can be a trench isolation region.
- FIGS. 9 and 10 illustrate two alternative processing embodiments which can occur after formation of a trench isolation, or other, region 64 .
- trench isolation region 64 comprises silicon dioxide
- first material layer 56 comprises polysilicon
- pad layer 54 comprises a material to which polysilicon is selectively etchable, such as silicon dioxide.
- polysilicon layer 56 (shown in FIG. 8) is selectively removed from over layer 54 to leave a step 66 of plug 64 exposed outwardly of upper surface 55 of layer 54 .
- Methods for selectively removing polysilicon layer 56 will vary depending upon the composition of pad layer 54 .
- An example method when pad layer 54 comprises silicon dioxide would be a wet etch utilizing KOH or NH 4 OH.
- polysilicon layer 56 (shown in FIG. 8) can be oxidized to form an insulative silicon dioxide layer 70 over intermediate layer 54 .
- Methods for oxidizing polysilicon layer 56 are known to persons of ordinary skill in the art and can comprise, for example, oxidation in a furnace utilizing an ambient comprising O 2 and H 2 O.
- Intermediate layer 54 is an optional layer.
- layer 54 can be advantageous.
- layer 54 can enable a layer 56 to be selectively removed from over a semiconductive substrate 52 comprising a material to which layer 56 is not readily or easily selectively etchable. Such circumstance can occur if layer 56 comprises polysilicon and semiconductive substrate 52 comprises monocrystalline silicon.
- optional layer 54 is preferably provided.
- layer 54 might not be provided.
- Such embodiments comprise, for example, the embodiment of FIG. 10 wherein layer 56 is polysilicon and ultimately oxidized to form an insulative material which remains on semiconductive substrate 52 .
- layers 54 and 56 formed outwardly of semiconductive substrate 52 , it is to be understood that in alternative applications, which are not shown, layers 54 and 56 could be eliminated.
- layer 62 could comprise a material substantially wettable to a chemical composition
- semiconductive substrate 52 and the polishing pad could comprise materials substantially non-wettable to the chemical composition.
Abstract
Description
- This invention pertains to methods of polishing materials in semiconductor assemblies and to methods of slowing a rate of material removal of a polishing process during formation of semiconductor assemblies.
- In modern semiconductor device applications, hundreds of individual devices may be packed onto a single small area of a semiconductor substrate. Many of these individual devices may need to be electrically isolated from one another. One method of accomplishing such isolation is to form a trenched isolation region between adjacent devices. Such trenched isolation region will generally comprise a trench or cavity formed within the substrate and be filled with an insulative material, such as silicon dioxide.
- Prior art methods of forming trench structures are described with reference to FIGS.1-4. Referring to FIG. 1, a
semiconductor wafer fragment 10 is shown at a preliminary stage of a prior art processing sequence.Wafer fragment 10 comprises asemiconductive material 12 upon which is formed a layer ofoxide 14, a layer ofnitride 16, and a patterned layer ofphotoresist 18. Nitridelayer 16 comprises anupper surface 17, upon whichphotoresist layer 18 is supported.Semiconductive material 12 commonly comprises monocrystalline silicon which is lightly doped with a conductivity enhancing dopant. - Referring to FIG. 2, patterned
photoresist layer 18 is used as a mask for an etching process. During the etch, unmasked portions ofnitride layer 16,oxide layer 14, andsemiconductive material 12 are removed to form atrench 20 extending within thesemiconductive material 12. - Referring to FIG. 3,
photoresist layer 18 is removed. Subsequently, anoxide fill layer 24 is formed overnitride layer 16 and withintrench 20. - Referring to FIG. 4,
layer 24 is removed, generally by an abrasion technique such as chemical-mechanical polishing (CMP), inwardly to aboutupper surface 17 ofnitride layer 16. Such polishing forms anoxide plug 26 within thesemiconductor material 12. - A difficulty of polishing processes can be in stopping the polishing process at a desired level, such as at about
upper surface 17. It would therefore be desirable to develop improved polishing processes, and to apply such polishing processes toward developing improved processes of forming field isolation regions. - The invention encompasses polishing processes, methods of polishing materials, methods of slowing a rate of material removal of a polishing process, and methods of forming trench isolation regions.
- In one aspect, the invention encompasses a method for polishing a material in which the material is formed over a surface of a substrate. A chemical composition and a substantially non-porous polishing pad are provided proximate to the material. The material is substantially wettable to the chemical composition, while the substrate surface and substantially non-porous polishing pad are substantially non-wettable to the chemical composition. The material is polished with the substantially non-porous polishing pad and chemical composition to expose at least some of the surface of the substrate.
- In another aspect, the invention encompasses a method for slowing a rate of material removal of a polishing process at a surface. A first layer having an upper surface is formed over a substrate. A second layer is formed over the first layer upper surface. The second layer is more hydrophilic than the first layer. After the second layer is formed, a substantially non-porous hydrophobic material polishing pad and a water-comprising chemical composition are utilized to polish to the first layer upper surface.
- In yet another aspect, the invention encompasses a method of forming a trench isolation region. A first silicon dioxide layer is formed over a semiconductive material substrate. A polysilicon layer having an upper surface is formed over the first silicon dioxide layer. An opening is formed through the polysilicon layer, through the first silicon dioxide layer, and into the semiconductive material substrate. A second layer of silicon dioxide is formed within the opening and over the polysilicon layer upper surface. The second layer of silicon dioxide substantially completely fills the opening. The second layer of silicon dioxide is polished from over the polysilicon layer upper surface utilizing a substantially non-porous hydrophobic material polishing pad and a water-comprising chemical composition. The polishing removes the silicon dioxide at a material-removal rate. The material-removal rate slows upon reaching about the polysilicon layer upper surface. After the polishing, a plug of silicon dioxide remains within the opening in the semiconductive substrate. The plug is a trench isolation region.
- Preferred embodiments of the invention are described below with reference to the following accompanying drawings.
- FIG. 1 is a schematic, cross-sectional, fragmentary view of a semiconductor wafer fragment at a preliminary processing step in accordance with a prior art processing sequence.
- FIG. 2 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 1.
- FIG. 3 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 2.
- FIG. 4 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 3.
- FIG. 5 is a schematic, cross-sectional, fragmentary view of a semiconductor wafer fragment at a preliminary processing step of a method of the present invention.
- FIG. 6 shows the FIG. 5 wafer fragment at a processing step subsequent to that of FIG. 5.
- FIG. 7 shows the FIG. 5 wafer fragment at a processing step subsequent to that of FIG. 6.
- FIG. 8 shows the FIG. 5 wafer fragment at a processing step subsequent to that of FIG. 7.
- FIG. 9 shows the FIG. 5 wafer fragment at a processing step subsequent to that of FIG. 8, processed according to a first embodiment of the present invention.
- FIG. 10 shows the FIG. 5 wafer fragment at a processing step subsequent to FIG. 8, processed according to a second embodiment of the present invention.
- This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (Article 1, Section 8).
- One preferred embodiment of the present invention is described with reference to FIGS.5-10. Referring first to FIG. 5, a
wafer fragment 50 is illustrated at a preliminary step of a method of the present invention. Waferfragment 50 comprises asemiconductive substrate 52 upon which is formed apad layer 54, afirst material layer 56, and a patternedmasking layer 58.Pad layer 54 comprises anupper surface 55 over which is formedfirst material layer 56, andfirst material layer 56 comprises anupper surface 57 over which is formed patternedmasking layer 58. Patternedmasking layer 58 covers a portion offirst material layer 56, and leaves a portion oflayer 56 exposed. - To aid in interpretation of the claims that follow, the term “semiconductive substrate” is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including, but not limited to, the semiconductive substrates described above. For instance, the term “substrate” could encompass
material 52 and/or one or both oflayers -
Semiconductive substrate 52 may comprise, for example, monocrystalline silicon which is lightly doped with a conductivity-enhancing dopant.Pad layer 54 preferably comprises a material which is selectively etchable relative tosemiconductive substrate 52.Pad layer 54 may alternatively be referred to as anintermediate layer 54.First material layer 56 preferably comprises a material which is substantially non-wettable by a polishing solution under conditions which will be described in more detail below. In a particular embodiment of the present invention,semiconductive substrate 52 comprises monocrystalline silicon,pad layer 54 comprises silicon dioxide, andfirst material layer 56 comprises polysilicon.Patterned masking layer 58 can comprise, for example, photoresist. - Referring to FIG. 6, an
opening 60 is formed throughlayers substrate 52.Opening 60 is formed by removing portions oflayer 56,layer 54 andsemiconductive substrate 52 exposed through patternedphotoresist 58.Opening 60 can be formed by methods known to persons of ordinary skill in the art. Such methods will vary, depending on the composition ofsemiconductive substrate 52 and layers 54 and 56. For instance, ifsemiconductive substrate 52 comprises monocrystalline silicon,layer 54 comprises silicon dioxide, andlayer 56 comprises polysilicon, opening 60 can be formed by a wet etch. - Referring to FIG. 7,
photoresist masking layer 58 is removed and asecond material layer 62 is formed outwardly oflayer 56 and withinopening 60.Second material layer 62 may alternatively be referred to as aplug layer 62. In methods of forming a trench isolation region, plugmaterial layer 62 will preferably comprise an insulative material. An example insulative material is silicon dioxide.Plug material layer 62 can be formed by conventional methods. - Referring to FIG. 8, plug
material 62 is removed from over first material layerupper surface 57 by a polishing method. In accordance with the present invention,layer 62 is polished utilizing a substantially non-porous material polishing pad and a chemical composition to whichlayer 62 is substantially wettable and to whichlayer 56 and the polishing pad material are substantially non-wettable. For instance, in applications in whichlayer 62 comprises a substantially hydrophilic material, such as silicon dioxide, andlayer 56 comprises a substantially hydrophobic material, such as polysilicon, an exemplary chemical composition of the present invention will be aqueous and pH about 11. Polishing particles, such as alumina or silica, could of course also be provided. - The polishing removes material of
layer 62 exposed to the polishing pad at a material-removal rate. After enough of the material oflayer 62 is removed, at least some ofupper surface 57 oflayer 56 is exposed to the polishing pad. The material oflayer 62 exposed to the polishing pad is less readily removed by the polishing pad afterupper surface 57 is exposed to the polishing pad. Thus, the material-removal rate slows after theupper surface 57 oflayer 56 is exposed to the polishing pad. The material-removal rate can continue to slow as the amount ofsurface 57 exposed to the polishing pad increases relative to the amount oflayer 62 exposed to the pad. The material-removal rate can slow to zero, or about zero, if a sufficient amount ofsurface 57 is exposed to the polishing pad. - One possible mechanism of the invention is that the substantially non-porous, substantially non-wettable polishing pad and substantially
non-wettable layer 56 inhibit the chemical composition from seeping between the pad andlayer 56, and actually repel the chemical composition therefrom. The material-removal rate becomes about zero when the chemical composition is no longer between the polishing pad andlayer 62. A polishing method which would likely substantially stop removing material when a chemical composition is no longer between a polishing pad and an underlying material is, for example, a chemical-mechanical polishing method. It is noted, however, that the scope of the invention is to be limited only in accordance with the language of the claims that follow, properly interpreted in accordance with the doctrine of equivalents, and not solely by the mechanism discussed above. - The polishing of
layer 62 substantially removeslayer 62 from outwardly oflayer 56 and leaves aplug 64 within opening 60 (shown in FIG. 7).Plug 64 preferably comprises a substantially planarupper surface 65 which is substantially co-planar withupper surface 57 oflayer 56. In applications in which plug 64 comprises an insulative material, such as, for example, silicon dioxide, plug 64 can be a trench isolation region. - FIGS. 9 and 10 illustrate two alternative processing embodiments which can occur after formation of a trench isolation, or other,
region 64. In the embodiments of FIGS. 9 and 10,trench isolation region 64 comprises silicon dioxide,first material layer 56 comprises polysilicon, andpad layer 54 comprises a material to which polysilicon is selectively etchable, such as silicon dioxide. - Referring to FIG. 9, polysilicon layer56 (shown in FIG. 8) is selectively removed from over
layer 54 to leave astep 66 ofplug 64 exposed outwardly ofupper surface 55 oflayer 54. Methods for selectively removingpolysilicon layer 56 will vary depending upon the composition ofpad layer 54. An example method whenpad layer 54 comprises silicon dioxide would be a wet etch utilizing KOH or NH4OH. - Referring next to FIG. 10, polysilicon layer56 (shown in FIG. 8) can be oxidized to form an insulative
silicon dioxide layer 70 overintermediate layer 54. Methods for oxidizingpolysilicon layer 56 are known to persons of ordinary skill in the art and can comprise, for example, oxidation in a furnace utilizing an ambient comprising O2 and H2O. -
Intermediate layer 54 is an optional layer. In embodiments, such as that of FIG. 9, whereinlayer 56 is ultimately to be removed from oversemiconductive substrate 52,layer 54 can be advantageous. For instance,layer 54 can enable alayer 56 to be selectively removed from over asemiconductive substrate 52 comprising a material to whichlayer 56 is not readily or easily selectively etchable. Such circumstance can occur iflayer 56 comprises polysilicon andsemiconductive substrate 52 comprises monocrystalline silicon. In such embodiments,optional layer 54 is preferably provided. - In embodiments in which
layer 56 would be selectively etchable relative tosemiconductive substrate 52, or in whichlayer 56 is not ultimately to be removed from oversemiconductive substrate 52,layer 54 might not be provided. Such embodiments comprise, for example, the embodiment of FIG. 10 whereinlayer 56 is polysilicon and ultimately oxidized to form an insulative material which remains onsemiconductive substrate 52. - Although the invention has been described with
layers semiconductive substrate 52, it is to be understood that in alternative applications, which are not shown, layers 54 and 56 could be eliminated. In such alternative applications,layer 62 could comprise a material substantially wettable to a chemical composition, andsemiconductive substrate 52 and the polishing pad could comprise materials substantially non-wettable to the chemical composition. - Further, it is to be understood that, although the invention has been described in an application in which an opening was formed within a material, the invention has application to any method in which a material is to be selectively polished relative to another material. Such applications, as will be recognized by persons of ordinary skill in the art, extend beyond applications of forming and filling openings in materials.
- Additionally, it is to be understood that, although the invention has been described in an application wherein a material which is to be polished (
layer 62 in the above description) is formed over a substrate upper surface, the invention also applies to applications in which such material is formed outwardly of a substrate upper surface, without necessarily extending over the substrate upper surface. Such applications would include, for example, applications in which the material is formed as a pillar extending through an opening in a substrate and outwardly of a substrate upper surface. - In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted—in accordance with the doctrine of equivalents.
Claims (29)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/775,788 US6386951B2 (en) | 1998-02-02 | 2001-02-01 | Methods of polishing materials, methods of slowing a rate of material removal of a polishing process, and methods of forming trench isolation regions |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/017,521 US6224466B1 (en) | 1998-02-02 | 1998-02-02 | Methods of polishing materials, methods of slowing a rate of material removal of a polishing process |
US09/775,788 US6386951B2 (en) | 1998-02-02 | 2001-02-01 | Methods of polishing materials, methods of slowing a rate of material removal of a polishing process, and methods of forming trench isolation regions |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/017,521 Division US6224466B1 (en) | 1998-02-02 | 1998-02-02 | Methods of polishing materials, methods of slowing a rate of material removal of a polishing process |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010018314A1 true US20010018314A1 (en) | 2001-08-30 |
US6386951B2 US6386951B2 (en) | 2002-05-14 |
Family
ID=21783060
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/017,521 Expired - Lifetime US6224466B1 (en) | 1998-02-02 | 1998-02-02 | Methods of polishing materials, methods of slowing a rate of material removal of a polishing process |
US09/560,823 Expired - Lifetime US6261922B1 (en) | 1998-02-02 | 2000-04-28 | Methods of forming trench isolation regions |
US09/775,788 Expired - Lifetime US6386951B2 (en) | 1998-02-02 | 2001-02-01 | Methods of polishing materials, methods of slowing a rate of material removal of a polishing process, and methods of forming trench isolation regions |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/017,521 Expired - Lifetime US6224466B1 (en) | 1998-02-02 | 1998-02-02 | Methods of polishing materials, methods of slowing a rate of material removal of a polishing process |
US09/560,823 Expired - Lifetime US6261922B1 (en) | 1998-02-02 | 2000-04-28 | Methods of forming trench isolation regions |
Country Status (1)
Country | Link |
---|---|
US (3) | US6224466B1 (en) |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6075606A (en) | 1996-02-16 | 2000-06-13 | Doan; Trung T. | Endpoint detector and method for measuring a change in wafer thickness in chemical-mechanical polishing of semiconductor wafers and other microelectronic substrates |
US6224466B1 (en) * | 1998-02-02 | 2001-05-01 | Micron Technology, Inc. | Methods of polishing materials, methods of slowing a rate of material removal of a polishing process |
US6383934B1 (en) | 1999-09-02 | 2002-05-07 | Micron Technology, Inc. | Method and apparatus for chemical-mechanical planarization of microelectronic substrates with selected planarizing liquids |
US6306768B1 (en) | 1999-11-17 | 2001-10-23 | Micron Technology, Inc. | Method for planarizing microelectronic substrates having apertures |
US6313038B1 (en) | 2000-04-26 | 2001-11-06 | Micron Technology, Inc. | Method and apparatus for controlling chemical interactions during planarization of microelectronic substrates |
US6387289B1 (en) * | 2000-05-04 | 2002-05-14 | Micron Technology, Inc. | Planarizing machines and methods for mechanical and/or chemical-mechanical planarization of microelectronic-device substrate assemblies |
US6609947B1 (en) * | 2000-08-30 | 2003-08-26 | Micron Technology, Inc. | Planarizing machines and control systems for mechanical and/or chemical-mechanical planarization of micro electronic substrates |
US6722943B2 (en) * | 2001-08-24 | 2004-04-20 | Micron Technology, Inc. | Planarizing machines and methods for dispensing planarizing solutions in the processing of microelectronic workpieces |
US7131889B1 (en) | 2002-03-04 | 2006-11-07 | Micron Technology, Inc. | Method for planarizing microelectronic workpieces |
US6716719B2 (en) | 2002-05-29 | 2004-04-06 | Micron Technology, Inc. | Method of forming biasable isolation regions using epitaxially grown silicon between the isolation regions |
US7341502B2 (en) * | 2002-07-18 | 2008-03-11 | Micron Technology, Inc. | Methods and systems for planarizing workpieces, e.g., microelectronic workpieces |
US6727150B2 (en) | 2002-07-26 | 2004-04-27 | Micron Technology, Inc. | Methods of forming trench isolation within a semiconductor substrate including, Tshaped trench with spacers |
US7004817B2 (en) * | 2002-08-23 | 2006-02-28 | Micron Technology, Inc. | Carrier assemblies, planarizing apparatuses including carrier assemblies, and methods for planarizing micro-device workpieces |
US7011566B2 (en) * | 2002-08-26 | 2006-03-14 | Micron Technology, Inc. | Methods and systems for conditioning planarizing pads used in planarizing substrates |
US7074114B2 (en) * | 2003-01-16 | 2006-07-11 | Micron Technology, Inc. | Carrier assemblies, polishing machines including carrier assemblies, and methods for polishing micro-device workpieces |
US6884152B2 (en) | 2003-02-11 | 2005-04-26 | Micron Technology, Inc. | Apparatuses and methods for conditioning polishing pads used in polishing micro-device workpieces |
US7131891B2 (en) * | 2003-04-28 | 2006-11-07 | Micron Technology, Inc. | Systems and methods for mechanical and/or chemical-mechanical polishing of microfeature workpieces |
US6935929B2 (en) * | 2003-04-28 | 2005-08-30 | Micron Technology, Inc. | Polishing machines including under-pads and methods for mechanical and/or chemical-mechanical polishing of microfeature workpieces |
US7030603B2 (en) * | 2003-08-21 | 2006-04-18 | Micron Technology, Inc. | Apparatuses and methods for monitoring rotation of a conductive microfeature workpiece |
US7040965B2 (en) * | 2003-09-18 | 2006-05-09 | Micron Technology, Inc. | Methods for removing doped silicon material from microfeature workpieces |
US7086927B2 (en) * | 2004-03-09 | 2006-08-08 | Micron Technology, Inc. | Methods and systems for planarizing workpieces, e.g., microelectronic workpieces |
US7015113B2 (en) * | 2004-04-01 | 2006-03-21 | Micron Technology, Inc. | Methods of forming trench isolation regions |
US7438626B2 (en) | 2005-08-31 | 2008-10-21 | Micron Technology, Inc. | Apparatus and method for removing material from microfeature workpieces |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5540810A (en) * | 1992-12-11 | 1996-07-30 | Micron Technology Inc. | IC mechanical planarization process incorporating two slurry compositions for faster material removal times |
US5582534A (en) * | 1993-12-27 | 1996-12-10 | Applied Materials, Inc. | Orbital chemical mechanical polishing apparatus and method |
US5509839A (en) * | 1994-07-13 | 1996-04-23 | Industrial Technology Research Institute | Soft luminescence of field emission display |
US5560802A (en) * | 1995-03-03 | 1996-10-01 | Texas Instruments Incorporated | Selective CMP of in-situ deposited multilayer films to enhance nonplanar step height reduction |
US5533923A (en) * | 1995-04-10 | 1996-07-09 | Applied Materials, Inc. | Chemical-mechanical polishing pad providing polishing unformity |
US5665656A (en) * | 1995-05-17 | 1997-09-09 | National Semiconductor Corporation | Method and apparatus for polishing a semiconductor substrate wafer |
JP3311203B2 (en) * | 1995-06-13 | 2002-08-05 | 株式会社東芝 | Semiconductor device manufacturing method, semiconductor manufacturing apparatus, and chemical mechanical polishing method for semiconductor wafer |
US5672095A (en) * | 1995-09-29 | 1997-09-30 | Intel Corporation | Elimination of pad conditioning in a chemical mechanical polishing process |
US5676587A (en) | 1995-12-06 | 1997-10-14 | International Business Machines Corporation | Selective polish process for titanium, titanium nitride, tantalum and tantalum nitride |
US5707492A (en) * | 1995-12-18 | 1998-01-13 | Motorola, Inc. | Metallized pad polishing process |
US5575706A (en) * | 1996-01-11 | 1996-11-19 | Taiwan Semiconductor Manufacturing Company Ltd. | Chemical/mechanical planarization (CMP) apparatus and polish method |
US5643050A (en) * | 1996-05-23 | 1997-07-01 | Industrial Technology Research Institute | Chemical/mechanical polish (CMP) thickness monitor |
US5637031A (en) * | 1996-06-07 | 1997-06-10 | Industrial Technology Research Institute | Electrochemical simulator for chemical-mechanical polishing (CMP) |
KR100202659B1 (en) * | 1996-07-09 | 1999-06-15 | 구본준 | Apparatus for chemical mechanical polishing semiconductor wafer |
US5855804A (en) * | 1996-12-06 | 1999-01-05 | Micron Technology, Inc. | Method and apparatus for stopping mechanical and chemical-mechanical planarization of substrates at desired endpoints |
ES2187960T3 (en) * | 1997-04-18 | 2003-06-16 | Cabot Microelectronics Corp | STAMP TO POLISH FOR A SEMI-CONDUCTOR SUBSTRATE. |
US6045435A (en) * | 1997-08-04 | 2000-04-04 | Motorola, Inc. | Low selectivity chemical mechanical polishing (CMP) process for use on integrated circuit metal interconnects |
US5888120A (en) * | 1997-09-29 | 1999-03-30 | Lsi Logic Corporation | Method and apparatus for chemical mechanical polishing |
US5990012A (en) * | 1998-01-27 | 1999-11-23 | Micron Technology, Inc. | Chemical-mechanical polishing of hydrophobic materials by use of incorporated-particle polishing pads |
US6224466B1 (en) * | 1998-02-02 | 2001-05-01 | Micron Technology, Inc. | Methods of polishing materials, methods of slowing a rate of material removal of a polishing process |
-
1998
- 1998-02-02 US US09/017,521 patent/US6224466B1/en not_active Expired - Lifetime
-
2000
- 2000-04-28 US US09/560,823 patent/US6261922B1/en not_active Expired - Lifetime
-
2001
- 2001-02-01 US US09/775,788 patent/US6386951B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US6261922B1 (en) | 2001-07-17 |
US6224466B1 (en) | 2001-05-01 |
US6386951B2 (en) | 2002-05-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6224466B1 (en) | Methods of polishing materials, methods of slowing a rate of material removal of a polishing process | |
US5229316A (en) | Semiconductor processing method for forming substrate isolation trenches | |
US6093953A (en) | Isolation regions and methods of forming isolation regions | |
KR100213196B1 (en) | Trench device separation | |
US5455194A (en) | Encapsulation method for localized oxidation of silicon with trench isolation | |
US5858858A (en) | Annealing methods for forming isolation trenches | |
US6967146B2 (en) | Isolation region forming methods | |
US5807784A (en) | Device isolation methods for a semiconductor device | |
US5943590A (en) | Method for improving the planarity of shallow trench isolation | |
US5750433A (en) | Methods of forming electrically isolated active region pedestals using trench-based isolation techniques | |
US5858842A (en) | Methods of forming combined trench and locos-based electrical isolation regions in semiconductor substrates | |
US5264387A (en) | Method of forming uniformly thin, isolated silicon mesas on an insulating substrate | |
US6537914B1 (en) | Integrated circuit device isolation methods using high selectivity chemical-mechanical polishing | |
US6251750B1 (en) | Method for manufacturing shallow trench isolation | |
US6271147B1 (en) | Methods of forming trench isolation regions using spin-on material | |
US6548373B2 (en) | Method for forming shallow trench isolation structure | |
US6344374B1 (en) | Method of fabricating insulators for isolating electronic devices | |
US5851901A (en) | Method of manufacturing an isolation region of a semiconductor device with advanced planarization | |
US6306726B1 (en) | Method of forming field oxide | |
US6703270B2 (en) | Method of manufacturing a semiconductor device | |
US6344415B1 (en) | Method for forming a shallow trench isolation structure | |
US6245644B1 (en) | Methods of forming field oxide and active area regions on a semiconductive substrate | |
US6093652A (en) | Methods of forming insulative plugs, and oxide plug forming methods | |
US6413834B1 (en) | Methods for etching silicon dioxide; and methods for forming isolation regions | |
JP2001189379A (en) | Semiconductor device and manufacturing method therefor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001 Effective date: 20180629 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001 Effective date: 20190731 |