US20010018787A1 - Method for fabricating a capacitor in a semiconductor memory device - Google Patents
Method for fabricating a capacitor in a semiconductor memory device Download PDFInfo
- Publication number
- US20010018787A1 US20010018787A1 US09/738,296 US73829600A US2001018787A1 US 20010018787 A1 US20010018787 A1 US 20010018787A1 US 73829600 A US73829600 A US 73829600A US 2001018787 A1 US2001018787 A1 US 2001018787A1
- Authority
- US
- United States
- Prior art keywords
- forming
- capacitor
- layer
- interlayer insulation
- spacer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/84—Electrodes with an enlarged surface, e.g. formed by texturisation being a rough surface, e.g. using hemispherical grains
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/3143—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
- H10B12/0335—Making a connection between the transistor and the capacitor, e.g. plug
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
- H10B12/315—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor with the capacitor higher than a bit line
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a method for fabricating a semiconductor device. More particularly, the present invention relates to a method for fabricating a capacitor with increased capacity in a semiconductor memory device.
- 2. Description of the Related Art
- Semiconductor memory devices conventionally include a volatile memory, RAM (Random Access Memory), and a non-volatile memory, ROM (Read Only Memory). It is well known that the data storage capacity of a semiconductor memory device, such as a typical dynamic random access memory (DRAM) device having an access transistor and a capacitor, depends primarily upon a static capacitance of the capacitor used. Therefore, in the case that the capacitance is not full enough, a read error may be often caused during writing and reading data in the memory device. To prevent such a data error from occurring usually entails a refresh operation of re-storing data into the memory device after a lapse of a predetermined duration. As this refresh operation is significantly subject to the capacitance of a memory device, increase of such a capacitance is one of the most important ways for improving the refresh characteristic of the memory device. In the present state of the art, as integration of a semiconductor memory device becomes greater, an area of a unit memory cell per chip becomes smaller. Accordingly, an area capable of fabricating a capacitor in the memory cell is apt to decrease.
- In general, capacitance is proportional to a cross-sectional area in contact with a storage electrode, serving as a lower electrode, and a plate electrode, serving as an upper electrode. It is in inversely proportional to a distance between these two electrodes. Accordingly, to form a lower electrode having more surface area available within a limited same substrate area of a semiconductor chip, the state of the art widely used a CUB (Capacitor Under Bit-line) structure forming a capacitor beneath the bit-line, and a COB (Capacitor Over Bit-line) process forming a capacitor over the bit-line. This combination results in the manufacture of a three-dimensional structure of stacked capacitors such as cylinder-type, box-type, fin-type, etc.
- In addition to many attempts for improvement of the structure of a lower electrode as discussed above, various other solutions have been proposed in the art to achieve increase of the capacitance. These various other proposals utilize particular physical properties of conductive material used in the lower electrode. One of these proposed solutions is known as a crystal seeding. In a crystal seeding, a lower electrode surface of a capacitor is formed in curved polycrystalline silicon having a hemispherical grain or mushroom-like shape to increase its capacitance. Formation of a hemisphere-type silicon on the lower electrode surface, by using such a crystal seeding method, leads to an increase of the lower electrode surface area by about two to three times in comparison. Thus, the capacitor is able to provide improved capacitance over a usual one having no hemispherical silicon, up to about 1.8 times higher capacitance with a same chip area. Such a Hemi-Spherical Grain (HSG) silicon of lower electrode is disclosed in a publication entitled “Extended Abstracts of the International Conference on Solid State Device and Materials” at pages 422 to 424, and also in U.S. Pat. No. 5,385,863 to Tatsumi Toru, et al. These references are hereby incorporated into the present application by reference.
- Recently, active research has been performed to develop an MDL (Merged DRAM with Logic) device that incorporates a DRAM device and a logic circuit both manufactured to form a single component. Because this MDL component is formed within a single component, it is well known in the art that it provides significant advantage in terms of integration of semiconductor devices. In practice, it may have a wide range of applications in fabrication of very high scale semiconductor memory devices. Such an MDL device, however, is subject to a certain design rule or some limitation in design, which frequently causes an undesirable increase of evaporation depth in an insulation layer for forming a conductive layer for a capacitor lower electrode if more capacitance is to be pursued upon manufacturing of a stacked capacitor. As a result, a so-called step difference (coverage) from peripheral component regions becomes more critical, so it may often lead to a disadvantage that resolution deteriorates in a photo-lithographic etching process for patterning a thickened conductive layer.
- Accordingly, the present state of the art recently departed from the conventional method of making a capacitor lower electrode by means of patterning it after overall evaporation of the conductive layer. Now, the current state of the art tends to prefer a sort of reverse patterning process of making the capacitor lower electrode by forming an opening for a capacitor lower electrode in an insulation layer and then filling up the opening with the conductive layer.
- Referring now to FIGS. 1a to 1 d, a prior art method for making a CUB type of capacitor will be explained. FIG. 1a illustrates an active region of a
semiconductor substrate 10 having acomponent isolation layer 12. Additionally, apolycrystalline silicon layer 16 is formed through agate oxide layer 14 to form a gate region. Subsequent to the formation of aspacer 18 with an insulation layer in a side wall of thepolycrystalline silicon layer 16, animpurity diffusion region 20 serving as a source and a drain is then formed. Theimpurity diffusion region 20 is formed by utilizing the gate region of thespacer 18 as a self-aligned ion implantation mask, thereby finalizing an access transistor. - Consequently, after overall evaporation of a conductive layer onto the above resulting component, a photo-lithographic etching process is performed thereon to form a
landing pad 22 contacting theimpurity diffusion region 20 between the gate regions. Thereafter, by using Chemical Vapor Deposition (CVD), the evaporation of Phosphorus Silicon Glass (PSG), Boron Phosphorus Silicon Glass (BPSG), or Undoped Silicon Glass (USG) is applied to form aninterlayer insulation layer 24. Next, asilicon nitride layer 26 is formed on thisinsulation layer 24. Further, anopening 28 is formed through thesilicon nitride layer 26 andinterlayer insulation layer 24 to expose thelanding pad 22 by using a photosensitive pattern (not shown). More particularly, the landing pad is in contact with the source region of theimpurity diffusion region 20. - Referring to FIG. 1b, it is shown that a conductive layer, having a depth of about 1,000 angstrom, and serving as a lower electrode of a capacitor, is formed entirely on a
semiconductor substrate 10 having anopening 28 thereon, and the impurities are then to be implanted thereto. Thereafter, a known crystal seeding is introduced to make a growth of hemispherical silicon on the surface of the conductive layer for forming alower electrode 30 of the capacitor. Then, anoxide layer 32 is further formed on this resultant layer of the lower electrode. - As shown in FIG. 1c, a planarization process such as etch-back or CMP is performed onto the resultant layer of
oxide layer 32, preferably until asilicon nitride layer 26 is exposed. Next, theoxide layer 32 is completely removed through a wet etching process. - Referring finally to FIG. 1d, an oxide-nitride-oxide (ONO)
layer 34 serving as a high dielectric substance layer on the aforementioned resultant layer is formed. The formation of this ONO layer may be made from a series of processes as follows: for example, first performing an oxidation process for 30 seconds at a temperature of 750° C. to form an oxide layer having a depth of about 10 angstrom; then, forming a nitride layer having a depth of about 55 angstrom or less on the oxide layer; and performing a second oxidation process for about 30 seconds at the same temperature to form an oxide layer having a depth of about 10 angstrom; next, polycrystalline silicon is evaporated onto the ONO layer; and then, by patterning the polycrystalline silicon layer, aplate electrode 36 serving as an upper layer of a capacitor is formed. - According to the aforementioned prior art method for CUB capacitor, there may be some advantages in that it may prevent degrading of resolution by depth of the conductive layer for a lower electrode of a capacitor since it utilizes a reverse patterning. It still has a critical disadvantage, however, of a decrease of capacitance in the capacitor. Further, in case the
interlayer insulation layer 24 and thesilicon nitride layer 26 are removed to obtain more capacitance, an evaporation process for the interlayer insulation layer should be performed once again in order to make a contact to a gate in the logic region. Thus, this will lead to significant difficulties in manufacturing the capacitors of the current state of the art. - It is therefore a feature of an embodiment of the present invention to provide a method for making a capacitor having increased capacitance without degraded resolution of a semiconductor memory device.
- It is another feature of an embodiment of the present invention to provide a method for making a capacitor of a semiconductor memory device having increased capacitance without removal of any interlayer insulation layers upon formation of a lower electrode by using a reverse patterning method.
- According to one aspect of the present invention, the method for fabricating a capacitor of a semiconductor memory device having a dielectric layer between a lower electrode and an upper electrode, includes the steps of:
- after formation of an access transistor on a semiconductor substrate, forming a first interlayer insulation layer for planarization of a surface of the semiconductor substrate and a second interlayer insulation layer for formation of the capacitor lower electrode;
- after formation of an opening for exposing a part of an impurity diffusion region of the access transistor by etching a part of the first and second interlayer insulation layers, forming a spacer within the opening;
- after deposition of a conductive layer for the capacitor lower electrode onto a surface of the substrate on which the spacer is formed, performing a planarization process until a part of an upper surface of the spacer is exposed; and
- after removal of the exposed spacer, forming the dielectric layer and the conductive layer for the upper electrode of the capacitor, in sequence.
- According to a further aspect to the present invention, the method for fabricating a capacitor of a semiconductor memory device having a dielectric layer between a lower electrode and an upper electrode, includes the steps of:
- after formation of an access transistor on a semiconductor substrate having at least a top surface, forming a landing pad contacting an impurity diffusion region of the access transistor;
- depositing a first interlayer insulation layer for planarization of a surface of the semiconductor substrate in which the landing pad is formed;
- depositing a second interlayer insulation layer for formation of the capacitor lower electrode on the first interlayer insulation layer, and then forming an opening for exposing the landing pad in contact with a part of the impurity diffusion region of the access transistor;
- after deposition of an insulation layer onto the top surface of the substrate, etching the insulation layer, and thereby forming a spacer in an inner wall of the opening;
- after deposition of a conductive layer for the capacitor lower electrode onto the top surface of the substrate on which said spacer is formed, performing a planarization process until a part of an upper surface of the spacer is exposed; and
- after removal of the exposed spacer, forming the dielectric layer and the conductive layer for the upper electrode of the capacitor, and then forming a bit line in the landing pad contacting a part of the impurity diffusion region of the access transistor.
- According to still another aspect of the present invention, the method for fabricating a capacitor of a semiconductor memory device includes the steps of:
- after formation of an access transistor on a semiconductor substrate, forming a landing pad contacting an impurity diffusion region of the access transistor;
- depositing a first interlayer insulation layer for planarization of a surface of the semiconductor substrate in which the landing pad is formed;
- after forming an opening in the first interlayer insulation layer, forming a bit line in a part of the impurity diffusion region of the access transistor by forming a conductive material;
- depositing a second interlayer insulation layer on the semiconductor substrate in which the bit line is formed, and thereon a third interlayer insulation layer for formation of the capacitor lower electrode;
- after forming an opening in a given region of the third interlayer insulation layer, forming a spacer inside the opening;
- forming a contact plug in the landing pad contacting the part of the impurity diffusion region of the access transistor by etching the first and second interlayer insulation layers exposed through the opening;
- after deposition of a conductive layer for the capacitor lower electrode onto the substrate in which the contact plug has been formed, performing a planarization process until a part of the upper surface of the spacer is exposed; and
- after removal of the partially exposed spacer, forming a conductive layer for the capacitor upper electrode and the dielectric layer.
- FIGS. 1a to 1 d are cross-sectional views of a semiconductor substrate illustrating a prior art method for making a capacitor of CUB structure;
- FIGS. 2a to 2 f are cross-sectional views of a semiconductor substrate illustrating a method of making a capacitor of CUB structure according to a preferred embodiment of the present invention; and
- FIGS. 3a and 3 b are cross-sectional views of a semiconductor substrate illustrating a method of making a capacitor of COB structure according to an alternate preferred embodiment of the present invention.
- Korean patent application number 58993/1999, filed on Dec. 18, 1999, and entitled: “Method for Fabricating a Capacitor in a Semiconductor Memory Device,” is incorporated herein in its entirety.
- The present invention will now be described in greater detail with reference to the drawings attached hereto only by way of example.
- Referring now to FIG. 2a, a conventional component isolation process is performed onto a p-
type semiconductor substrate 100 doped with impurities such as boron. More particularly, this process is a local oxidation of silicon (LOCOS) or an improved LOCOS process, in order to form afield oxide layer 102 to isolate an active region and an inactive region in thesemiconductor substrate 100. Then, after fabrication of agate oxide layer 104 from a dry or wet oxidation process onto the active region of thesubstrate 100, a polycrystallineconductive layer 106 is formed thereon to fabricate a gate region. A side-wall spacer 108 is formed in a side wall of thepolycrystalline silicon layer 106 utilizing an insulation layer, and then by using the gate region on which thespacer 108 has been formed as a self-aligned ion-implantation mask, an ion implantation of impurities of valence 5 such as phosphorus is performed to form animpurity diffusion region 110 serving as a source or drain for a semiconductor access transistor device. Here, the gate region may be fabricated in a stacked structure of a doped polycrystalline silicon layer and a metal silicide layer other than thepolycrystalline silicon layer 106 as previously mentioned. - Continuously, after entirely applying an evaporation of a conductive layer on the above fabricated surface, a photo-lithographic and etching process is then performed to make
landing pads impurity diffusion region 110 in between the gate regions. Thereafter, an evaporation layer of PSG, BPSG or USG is applied on the resulting fabricated product in which the access transistor is formed by using CVD process so as to fabricate a firstinterlayer insulation layer 114. - Continuously, an evaporation layer of PSG (phosphorus Silicon Glass), BPSG (Boron Phosphorus Silicon Glass), or USG (undoped silicon Glass) is applied on the resulting fabricated product by using a CVD (Chemical Vapor Deposition) process so as to fabricate a first
interlayer insulation layer 114 for planarization of a surface of the semiconductor substrate. Thereafter, anopening 111 which exposes theimpurity diffusion region 110 is formed by using a photosensitive pattern (not shown). After entirely applying an evaporation of a conductive layer on the resulting fabricated product in which the opening is formed, a CMP (Chemical Metallical Polishing) or Etch back process is then performed to makelanding pads impurity diffusion region 110 in between the gate regions. Next, anetching stopper layer 116 is made onto the resulting fabricated product by means of evaporation of a silicon nitride layer in order to prevent the firstinterlayer insulation layer 114 from being impaired due to any subsequent etching process. Preferably, a depth of this etching stopper layer may be no more than about 500 angstrom. - Then, an evaporation layer of PSG, BPSG or USG is once again applied on the resulting fabricated product in which the
etching stopper layer 116 is formed by using CVD process in order to fabricate a secondinterlayer insulation layer 118 for a reverse storage electrode. Then, by means of a photosensitive pattern (not shown), anopening 120 for exposing the landing pad is formed, more particularly, alanding pad 112 in contact with the source region of theimpurity diffusion region 10. Here, in the case where thesubstrate 100 is of n-type doped with impurities of the valence 5, the opening will be in fact an opening adapted to expose the landing pad contacting the drain region of the impurities diffusion region. Thereafter, the silicon nitride layer is evaporated thereon in a depth of about 600 angstrom or more and it is then etched-back to form aspacer 122 within theopening 120, as seen in the drawing. - In FIG. 2b, a conductive material is evaporated onto a whole surface of the resulting fabricated product in which said spacer has been formed to form a capacitor lower electrode, for example, a
polycrystalline silicon layer 124. - In FIG. 2c, a planarization process such as Chemical Metallic Polishing (CMP) or Etch-back is performed onto the resulting fabricated product in which said
polycrystalline silicon layer 124 has been evaporated. Preferably, this planarization process may be continuously carried out until a part of the upper surface of thespacer 122 becomes exposed. - Referring now to FIG. 2d, the exposed part of the
spacer 122 is removed by means of a conventional wet etching process and a curvedreverse storage electrode 126 serving as a lower electrode of a capacitor is then formed by application of a crystal seeding method to thepolycrystalline silicon layer 124. To put it another way, a surface of thepolycrystalline silicon layer 124 is washed out and a natural oxide layer is removed by using diluted boric acid. Subsequently, a wafer is put into a chamber of highly vacuumed CVD equipment in which the conventional crystal seeding and heat treatment are carried out, so that hemispherical crystal particles grow on the surface of thepolycrystalline silicon layer 124, thereby forming ahemispherical silicon pattern 126. More specifically, the chamber of CVD equipment is kept in a state of very high vacuum, about 10−9 Torr or so, and the substrate is heated to a fixed temperature between 500° C. and 620° C. A type of source gas such as silane (SiH4) or disilane (Si2H6) is subsequently supplied to the substrate so that crystal cores are produced. Following formation of these crystal cores, a heat treatment is then applied thereto under the above very high vacuum environment, so that each of the crystal cores grows to a hemispherical crystal particle. - In FIG. 2e, an insulation layer of high dielectric coefficient, for example, oxide-nitride-oxide (ONO)
layer 128 and a polycrystalline silicon conductive layer on thehemispherical silicon pattern 126 are sequentially formed. Thereafter, a patterning onto the conductive layer is accomplished by photo-lithographic and etching process, and aplate electrode 130 serving as upper electrode of a capacitor is formed thereon to consequently constitute a capacitor. - Referring now to FIG. 2f, an evaporation layer of PSG, BPSG, USG or the like is applied on the entire top surface of the
substrate 100 in which the capacitor has been formed by using CVD process in order to fabricate a thirdinterlayer insulation layer 132. Then, an opening for exposing thelanding pad 113 in contact with the drain region of the impurity diffusion region of the access transistor, as previously mentioned, is formed. Subsequently, abit line 134 is formed by evaporation of the conductive layer. For instance, thebit line 134 may be formed by using doped polycrystalline silicon, metal, polycide, silicide or the like. - As described in the foregoing, it will be appreciated by one of ordinary skill in the art that a preferred embodiment of the present invention enables the formation of a
reverse storage electrode 126 without removal of the secondinterlayer insulation layer 118, so it can not only provide a capacitor with more capacitance but also make it unnecessary to separately carry out an additional insulation layer evaporation process for formation of a contact in a logic region of a semiconductor device. - FIGS. 3a and 3 b are cross-sectional views of a semiconductor substrate illustrating a method of making a capacitor of COB structure according to an alternate preferred embodiment of the present invention.
- Referring initially to FIG. 3a, similar fabrication processes are to be performed as those of the CUB structured capacitor of a semiconductor memory device, according to which processes a
field oxide layer 202, agate oxide layer 204, a polycrystalline siliconconductive layer 206, a spacer 208 and aimpurity diffusion region 210 are formed onto a p-type semiconductor substrate 200, thereby constituting an access transistor. Continuously, after entirely applying an evaporation of a conductive layer on the above fabricated surface, photo-lithographic and etching process is then performed to makelanding pads impurity diffusion region 210 in between the gate regions. Thereafter, an evaporation layer of PSG, BPSG or USG is applied on the resulting fabricated product in which the access transistor is formed by using the conventional CVD process so as to fabricate a firstinterlayer insulation layer 214. After forming an opening that exposes thelanding pad 213 in contact with the drain region of the access transistor that is disposed between the first interlayer insulation layers 214, a conductive layer is formed to constitute abit line 216. Next, an evaporation layer of PSG, BPSG or USG is once again applied on the resulting fabricated product in which thebit line 216 is formed by using the CVD process in order to thereby fabricate a secondinterlayer insulation layer 218. Then, after forming anopening 227 which exposes the landing pad, more specifically, thelanding pad 212 in contact with a source region of theimpurity diffusion region 110 by using a photosensitive pattern, acontact plug 228 to be connected with a storage electrode as a lower electrode of a capacitor is formed in theopening 227 by filling theopening 227 with a conductive material. Continuously, anetching stopper layer 220 is made onto the resulting fabricated product by means of applying evaporation of a silicon nitride layer in order to prevent the secondinterlayer insulation layer 218 from being impaired due to any subsequent etching processes. Preferably, a depth of this etching stopper layer may be no more than about 500 angstrom. - Next, an evaporation layer of PSG, BPSG or USG is further applied on the resulting fabricated surface of the
etching stopper layer 220 by using the same CVD process so as to fabricate a thirdinterlayer insulation layer 222 for forming a reverse storage electrode. Then, photo-lithography and etching process is performed to make anopening 224. Thereafter, the silicon nitride layer is evaporated thereon in a depth of about 600 angstrom or more and is then etched-back to form aspacer 226 within theopening 224, as seen in FIG. 3a. Then, an opening exposing the landing 212 in contact with the source region of the access transistor is formed, and within the opening 224 acontact plug 228 to be connected to a storage electrode is formed, which is the lower electrode of the capacitor. This formation is accomplished by filling up the conductive material. - In FIG. 3b, a polycrystalline silicon layer is evaporated onto a whole surface of the resulting fabricated product in which the
contact plug 228 has been formed, and then a planarization process, such as Chemical Metallic Polishing (CMP) or Etch-back, is performed. Preferably, this planarization process may be continuously carried out until a part of the upper surface of thespacer 226 becomes exposed. Then, the exposed part of thespacer 226 is removed by means of a conventional wet etching process, and a curvedreverse storage electrode 230, serving as a lower electrode of a capacitor, is then formed by application of a crystal seeding method for the polycrystalline silicon layer. Subsequently, on thereverse storage electrode 230, an insulation layer of high dielectric coefficient, for example, oxide-nitride-oxide (ONO)layer 232, and then aplate electrode 234, serving as the upper electrode of the capacitor, are formed. - As understood in the above, one of ordinary skill in the art will also appreciate that the second embodiment of the present invention makes it possible to form a
reverse storage electrode 126 without the removal of the thirdinterlayer insulation layer 222, so it can not only provide a capacitor of a semiconductor memory device with more capacitance but also make it unnecessary to carry out an additional insulation layer evaporation process for the formation of a contact hole in a logic region of the semiconductor device. - As is apparent from the foregoing description, the capacitor according to the present invention can provide more capacitance effectively without requiring the removal of any interlayer insulation layer for forming a reverse storage electrode, owing to forming a spacer within the interlayer insulation layer and subsequently removing the spacer. Further, the process does not require any additional insulation layer evaporation process, since the interlayer insulation layer for formation of the reverse storage electrode could be used for formation of a gate contact of a logic region, without removal. Consequently, simplification of the fabrication process for a capacitor of a semiconductor memory device is achieved.
- While the present invention has been described in connection with specific embodiments accompanied by the attached drawings, it will be readily apparent to one of ordinary skill in the art that various changes and modifications may be made thereto without departing from the sprit and scope of the present invention.
Claims (13)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR58993/1999 | 1999-12-18 | ||
KR99/58993 | 1999-12-18 | ||
KR1019990058993A KR100318684B1 (en) | 1999-12-18 | 1999-12-18 | Method of manufacturing capacitor in semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010018787A1 true US20010018787A1 (en) | 2001-09-06 |
US6391714B2 US6391714B2 (en) | 2002-05-21 |
Family
ID=19626946
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/738,296 Expired - Fee Related US6391714B2 (en) | 1999-12-18 | 2000-12-18 | Method for fabricating a capacitor in a semiconductor memory device |
Country Status (3)
Country | Link |
---|---|
US (1) | US6391714B2 (en) |
JP (1) | JP2001203335A (en) |
KR (1) | KR100318684B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030022436A1 (en) * | 2001-07-24 | 2003-01-30 | Zheng Lingyi A. | Cell nitride nucleation on insulative layers and reduced corner leakage of container capacitors |
US20030234417A1 (en) * | 2002-03-05 | 2003-12-25 | Ivo Raaijmakers | Dielectric layers and methods of forming the same |
US20070166520A1 (en) * | 2002-05-23 | 2007-07-19 | Schott Ag | Glass material for use at high frequencies |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100523169B1 (en) * | 2002-06-27 | 2005-10-20 | 동부아남반도체 주식회사 | Method For Manufacturing Semiconductor Devices |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR960003004B1 (en) * | 1992-10-07 | 1996-03-02 | 금성일렉트론주식회사 | Method of making a capacitor to semiconductor memory cell |
US5552334A (en) * | 1996-01-22 | 1996-09-03 | Vanguard International Semiconductor Company | Method for fabricating a Y-shaped capacitor in a DRAM cell |
-
1999
- 1999-12-18 KR KR1019990058993A patent/KR100318684B1/en not_active IP Right Cessation
-
2000
- 2000-12-15 JP JP2000382768A patent/JP2001203335A/en active Pending
- 2000-12-18 US US09/738,296 patent/US6391714B2/en not_active Expired - Fee Related
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030022436A1 (en) * | 2001-07-24 | 2003-01-30 | Zheng Lingyi A. | Cell nitride nucleation on insulative layers and reduced corner leakage of container capacitors |
US6825081B2 (en) | 2001-07-24 | 2004-11-30 | Micron Technology, Inc. | Cell nitride nucleation on insulative layers and reduced corner leakage of container capacitors |
US6831319B2 (en) * | 2001-07-24 | 2004-12-14 | Micron Technology, Inc. | Cell nitride nucleation on insulative layers and reduced corner leakage of container capacitors |
US20030234417A1 (en) * | 2002-03-05 | 2003-12-25 | Ivo Raaijmakers | Dielectric layers and methods of forming the same |
US7323422B2 (en) * | 2002-03-05 | 2008-01-29 | Asm International N.V. | Dielectric layers and methods of forming the same |
US20070166520A1 (en) * | 2002-05-23 | 2007-07-19 | Schott Ag | Glass material for use at high frequencies |
US8273671B2 (en) * | 2002-05-23 | 2012-09-25 | Schott Ag | Glass material for radio-frequency applications |
Also Published As
Publication number | Publication date |
---|---|
KR20010064721A (en) | 2001-07-11 |
KR100318684B1 (en) | 2001-12-28 |
JP2001203335A (en) | 2001-07-27 |
US6391714B2 (en) | 2002-05-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2826036B2 (en) | Method of manufacturing a uniform and repeatable conductive container structure or DRAM container storage capacitor | |
US6051859A (en) | DRAM having a cup-shaped storage node electrode recessed within an insulating layer | |
US5608247A (en) | Storage capacitor structures using CVD tin on hemispherical grain silicon | |
US7071510B2 (en) | Capacitor of an integrated circuit device and method of manufacturing the same | |
US5792689A (en) | Method for manufacturing double-crown capacitors self-aligned to node contacts on dynamic random access memory | |
US5065273A (en) | High capacity DRAM trench capacitor and methods of fabricating same | |
US5354705A (en) | Technique to fabricate a container structure with rough inner and outer surfaces | |
US5940702A (en) | Method for forming a cylindrical stacked capacitor in a semiconductor device | |
US5889301A (en) | Semiconductor memory device having an E-shaped storage node | |
US5851876A (en) | Method of manufacturing dynamic random access memory | |
US6709919B2 (en) | Method for making auto-self-aligned top electrodes for DRAM capacitors with improved capacitor-to-bit-line-contact overlay margin | |
US5877052A (en) | Resolution of hemispherical grained silicon peeling and row-disturb problems for dynamic random access memory, stacked capacitor structures | |
US5994197A (en) | Method for manufacturing dynamic random access memory capable of increasing the storage capacity of the capacitor | |
US6642097B2 (en) | Structure for capacitor-top-plate to bit-line-contact overlay margin | |
US5989952A (en) | Method for fabricating a crown-type capacitor of a DRAM cell | |
US5763305A (en) | Method for forming a semiconductor memory device with a capacitor | |
US5998260A (en) | Method for manufacturing DRAM capacitor | |
US6589837B1 (en) | Buried contact structure in semiconductor device and method of making the same | |
US6054394A (en) | Method of fabricating a dynamic random access memory capacitor | |
US20010039090A1 (en) | Structure of capacitor and method for fabricating the same | |
US5837582A (en) | Method to increase capacitance of a DRAM cell | |
US5536673A (en) | Method for making dynamic random access memory (DRAM) cells having large capacitor electrode plates for increased capacitance | |
US7064029B2 (en) | Semiconductor memory device and method of producing the same | |
US6143605A (en) | Method for making a DRAM capacitor using a double layer of insitu doped polysilicon and undoped amorphous polysilicon with HSG polysilicon | |
US6127221A (en) | In situ, one step, formation of selective hemispherical grain silicon layer, and a nitride-oxide dielectric capacitor layer, for a DRAM application |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SHIN, CHUL-HO;CHUNG, U IN;REEL/FRAME:011718/0334 Effective date: 20010309 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20140521 |