US20010028101A1 - Method of fabricating semiconductor having through hole - Google Patents
Method of fabricating semiconductor having through hole Download PDFInfo
- Publication number
- US20010028101A1 US20010028101A1 US09/836,182 US83618201A US2001028101A1 US 20010028101 A1 US20010028101 A1 US 20010028101A1 US 83618201 A US83618201 A US 83618201A US 2001028101 A1 US2001028101 A1 US 2001028101A1
- Authority
- US
- United States
- Prior art keywords
- tape
- semiconductor chip
- semiconductor device
- resin layer
- adhesive resin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83194—Lateral distribution of the layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01077—Iridium [Ir]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/0665—Epoxy resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15151—Shape the die mounting substrate comprising an aperture, e.g. for underfilling, outgassing, window type wire connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
Definitions
- the present invention relates to a semiconductor device and to a method of fabricating the same.
- the present invention relates to a semiconductor device having a package structure of a BGA or a CSP type and to a method of fabricating such a semiconductor device.
- a semiconductor device having a package structure of a BGA or a CSP type comprises a semiconductor chip, an FPC tape such as a TAB tape for mounting the semiconductor chip thereto and solder balls arranged on the TAB tape.
- the semiconductor chip is fixed to the TAB tape by a die bonding material.
- the TAB tape has bonding pads and ball pads, the bonding pads and the ball pads being interconnected in the TAB tape by a wiring pattern.
- the semiconductor chip is connected to the bonding pads of the TAB tape by wires.
- solder balls are arranged on the ball pads of the TAB tape and thus function as external electrodes.
- the semiconductor chip and the solder balls are electrically connected to each other by the TAB tape as an interposer.
- the semiconductor device is, in general, heated in a solder reflowing equipment having an ambiente temperature of about 250° C. to connect the melted solder balls to the electrode pads of the motherboard.
- the semiconductor device in which the semiconductor chip is fixed on to the TAB tape by the die bonding material and sealed by the sealing resin, moisture is contained in the polyimide constituting the TAB tape, the sealing resin and the die bonding material.
- the polyimide making up the TAB tape is a material which is easily absorbs moisture. Therefore, when the solder balls are reflowed to mount the semiconductor device to the motherboard, the moisture contained in the TAB tape, the sealing resin and the die bonding material is evaporated with the increase in temperature and the vapor causes cracking and/or bulging of the semiconductor device.
- the die bonding material between the semiconductor chip and the TAB tape may flow and may fill up the holes of the TAB tape at the time of heat treatment during the fabrication process of the semiconductor device, with the probable result that the holes fail to function as vapor escape holes. It is also possible that the die bonding material flows through holes of the TAB tape and contaminates the reverse side of the TAB tape or the jigs or tools to be used.
- the buffer resin sheet blocks the flow of the die bonding material, but the buffer resin sheet is melted and fills up the holes of the TAB tape, often leading to the failure of the holes to function as vapor escaping holes.
- the object of the present invention is to provide a semiconductor device and a method of fabricating the same which can prevent cracking and bulging of the semiconductor device.
- a method of fabricating a semiconductor device comprising a semiconductor chip, a tape for mounting the semiconductor chip thereto, an adhesive resin layer interposed between the semiconductor chip and the tape and solder balls arranged on the tape, the method comprising the steps of fixing the semiconductor chip to the tape by the adhesive resin layer, and forming at least one hole in the tape after the step of fixing the semiconductor chip to the tape by the adhesive resin layer.
- the moisture contained in the semiconductor device is released through the at least one hole when the solder balls are reflowed, to thereby prevent cracking and bulging of the semiconductor device. Since the hole is formed after the step of fixing the semiconductor chip to the tape by the adhesive resin layer, the hole is not filled up with the adhesive resin layer which may flow at the time of heat treatment during the semiconductor fabrication process and thus effectively functions as a vapor escape hole.
- the method further includes the step of attaching the solder balls to the tape.
- the step of attaching solder balls to the tape is executed after the step of fixing the semiconductor chip to the tape by the adhesive resin layer and before the step of forming the hole.
- the hole is formed through the tape using a laser beam to such an extent as to reach the adhesive resin layer.
- the method further comprises the step of sealing the semiconductor chip with a sealing resin.
- the step of fixing the semiconductor chip to the tape by the adhesive resin layer includes the step of applying a die bonding material to the tape.
- the step of fixing the semiconductor chip to the tap by the adhesive resin layer includes the step of attaching a buffer material to the tape and the step of applying a die bonding material to the buffer material.
- the step of fixing the semiconductor chip to-the tape by the adhesive resin layer includes the step of connecting the semiconductor chip to the tape by protruding electrodes and the step of filling an under-filling material between the semiconductor chip and the tape.
- a semiconductor device comprises a semiconductor chip, a tape for mounting the semiconductor chip thereto, an adhesive resin layer interposed between the semiconductor chip and the tape and solder balls arranged on the tape and is characterized in that the tape and the adhesive resin layer have at least one hole extending through the tape and reaching the adhesive resin layer.
- the tape and the adhesive resin layer having at least one hole formed through the tape and reaching the adhesive resin layer are produced according to the method of fabricating the semiconductor device described above and have the same function and effect as the corresponding ones described above. Specifically, when the solder balls are rendered to reflow, the moisture contained in the semiconductor device is released through the hole to thereby prevent cracking and bulging of the semiconductor device. At the same time, the hole is not filled up with the adhesive resin layer which flows at the time of the heat treatment during the semiconductor fabrication process and therefore effectively operates as a vapor escape hole.
- the semiconductor device comprises a sealing resin for sealing the semiconductor chip, and the adhesive resin layer is made of a die bonding material for fixing the semiconductor chip to the tape.
- the semiconductor device comprises a sealing resin for sealing the semiconductor chip, and the adhesive resin layer includes a buffer material for reducing the stress arising due to the difference in the coefficient of thermal expansion between the semiconductor chip and the tape and a die bonding material for fixing the semiconductor chip to the tape by the buffer.
- the semiconductor chip is connected to the tape by protruding electrodes, and the adhesive resin layer is made of an under-filling material filled between the semiconductor chip and the tape.
- the tape is a FPC tape such as a TAB tape.
- the semiconductor device comprises a semiconductor chip, a tape for mounting the semiconductor chip thereto, an adhesive resin layer interposed between the semiconductor chip and the tape, and solder balls arranged on the tape, characterized in that the tape is made of a material having high water permeability to prevent package cracking and bulging which otherwise might be caused when the solder balls are reflowed after the semiconductor device absorbs moisture.
- the tape is made of a material having high water permeability, the moisture contained in the semiconductor device escapes from the tape thereby to prevent the semiconductor device from developing cracking or bulging at the time of solder ball reflow, similar to the above-mentioned case where the tape has at least one hole.
- the tape is made of a resin having water permeability of 10 (g/m 2 24H) or more.
- FIG. 1 is a cross-sectional view of a semiconductor device according to the first embodiment of the present invention.
- FIG. 2 is a bottom view of the TAB tape of FIG. 1;
- FIG. 4 is a cross-sectional view of the semiconductor device of FIG. 1 and the mother board to which the semiconductor device is mounted;
- FIG. 5 is a cross-sectional view of the semiconductor device according to the second embodiment of the invention.
- FIG. 6 is a cross-sectional view of the semiconductor device according to the third embodiment of the invention.
- FIG. 7 is a cross-sectional view of the semiconductor device according to the fourth embodiment of the invention.
- FIG. 8 is a cross-sectional view of the semiconductor device according to the fifth embodiment of the invention.
- FIG. 9 is a cross-sectional view of the semiconductor device according to the sixth embodiment of the invention.
- FIGS. 1 and 2 show a semiconductor device according to the first embodiment of the present invention.
- the semiconductor device 10 comprises a semiconductor chip 12 , a TAB tape for mounting the semiconductor chip 12 thereto, and an adhesive resin layer 16 interposed between the semiconductor chip 12 and the TAB tape 14 .
- the adhesive resin layer 16 includes a buffer sheet 18 for reducing the stress occurring due to the difference in the coefficient of thermal expansion between the semiconductor chip 12 and the TAB tape 14 , and a die bonding material 20 for fixing the semiconductor chip 12 to the TAB tape 14 through the buffer sheet 18 .
- the buffer sheet 18 is attached to the TAB tape 14
- the die bonding material 20 is applied to the buffer sheet 18
- the semiconductor chip 12 is fixed to the TAB tape 14 .
- the TAB tape 14 has bonding pads 22 of copper and ball pads 24 of copper.
- the bonding pads 22 and the ball pads 24 are interconnected by a wiring pattern (not shown) in the TAB tape 14 .
- the electrodes of the semiconductor chip 12 are connected to the bonding pads 22 of the TAB tape 14 by wires 26 .
- Solder balls 28 are attached to the ball pads 24 of the TAB tape 14 , to function as external electrodes. Accordingly, the semiconductor chip 12 and the solder balls 28 are electrically connected to each other with the TAB tape 14 as an interposer.
- the ball pads 24 are arranged on the upper surface of the TAB tape 14 , and the TAB tape 14 has ball mounting holes 30 for mounting the solder balls 28 .
- the solder balls 28 pass through the ball mounting holes 30 , so that the upper ends of the solder balls 28 are secured to the ball pads 24 and the lower ends thereof protrude downward from the TAB tape 14 .
- vapor escaping holes 32 are formed through the TAB tape 14 in such a manner as to reach the buffer sheet 18 and the die bonding material 20 .
- the semiconductor device includes a sealing resin 34 for sealing the semiconductor chip 12 .
- the TAB tape 14 is of a structure having a plurality of polyimide film layers bonded to each other by an epoxy adhesive.
- the ball mounting holes 30 are formed in the TAB tape 14 in advance by laser beam, punching, drilling, etching, or other means.
- the vapor escaping holes 32 are not formed in advance in the TAB tape 14 , but are formed, at least after the semiconductor chip 12 is mounted to the TAB tape 14 , in such a manner as to pass through the TAB tape 14 and reach the buffer sheet 18 and the die bonding material 20 .
- FIG. 3 illustrates a method of fabricating the semiconductor device 10 of FIG. 1.
- the basic process for fabricating the semiconductor device 10 is well known and will be described only briefly.
- the buffer sheet 18 is attached to the TAB tape 14
- the die bonding material 20 is applied to the buffer sheet 18
- the semiconductor chip 12 is fixed to the TAB tape 14 .
- the electrodes of the semiconductor chip 12 are connected to the bonding pads 22 of the TAB tape 14 the wires 26 .
- a transfer mold is carried out to seal the semiconductor chip 12 by the sealing resin 34 .
- the solder balls 28 are secured to the ball pads 24 of the TAB tape 14 .
- the vapor escaping holes 32 are formed by a laser beam (LB) so as to extend through the TAB tape 14 and to reach the buffer sheet member 18 and the die bonding material 20 .
- the TAB tape 14 is then cut into pieces corresponding to individual chips.
- the vapor escaping holes 32 can be formed before or after securing the solder balls 28 , or after cutting the TAB tape 14 , with the result that the identical effect can be obtained.
- FIG. 4 shows an example of surface-mounting the semiconductor device 10 to the motherboard 36 .
- the solder balls 28 are heated to reflow, so that the solder balls 28 are fused to the electrode pads 38 of the motherboard 36 .
- the semiconductor device 10 of surface-mounting type such as a BGA or CSP semiconductor device having the solder balls 28 as external terminals
- the semiconductor device 10 is heated in a reflow equipment having the ambience temperature of about 250° C., to thereby connect the melted solder balls 28 to the electrode pads 38 of the motherboard 36 .
- the moisture contained in the TAB tape 14 , the buffer sheet 18 , the die bonding material 20 and the sealing resin 34 of the semiconductor device 10 is heated, and the resulting vapor is released out of the semiconductor device 10 through the vapor escape holes 32 . Since the vapor is released out of the semiconductor device 10 through the vapor escaping holes 32 , the semiconductor-device 10 is prevented from cracking and bulging.
- a material of one or more of the buffer sheet 18 , the die bonding material 20 and the sealing resin 34 flows and leaks through the vapor escape holes 32 or fills up the vapor escape holes 32 during the heat treatment or the like step during the fabrication process of the semiconductor device 10 , so that the vapor escaping holes 32 fail to function to release the vapor.
- the vapor escaping holes 32 are formed after the semiconductor device 10 is formed (or preferably, after the step of sealing the semiconductor chip 12 by the sealing resin 34 ), a material of the buffer sheet 18 , the die bonding material 20 and/or the sealing resin 34 does not leak through the vapor escaping holes 32 nor fill up the vapor escaping holes 32 , and the vapor escaping holes 32 thus can perform the function of releasing the vapor when the solder balls are reflowed. Accordingly, cracking and/or bulging of the semiconductor device, which otherwise might occur at the time of solder reflowing, are prevented, and it is possible to fabricate a BGA or CSP package having superior thermal resistance in the solder reflowing process after moisture is absorbed.
- the secondary high harmonic component of the YAG laser beam has a wavelength of 0.532 ⁇ m.
- a laser beam having a wavelength longer than 1 ⁇ m can pass through the semiconductor chip 12 and may destroy the component elements (such as a transistor) of the semiconductor chip 12 , so it is not suitable for use in the present invention.
- the wavelength of the carbon dioxide gas laser beam is 10.6 ⁇ m
- the wavelength of the YAG laser beam 1.06 ⁇ m
- the wavelength of the excimer laser beam 0.248 ⁇ m.
- the vapor escaping holes 32 are formed in such a depth as to extend substantially through the die bonding material 20 and reach the back surface of the semiconductor chip 12 .
- the vapor escaping holes 32 are not necessarily so deep as to reach the back surface of the semiconductor chip 12 .
- the component members (the TAB tape 14 , the buffer sheet 18 , the die bonding material 20 and the sealing resin 34 ) have different cohesive force and different water permeabilities, and therefore the depth of the vapor escaping holes 32 should be determined taking such properties into account.
- Table 1 below shows the result of the experiment of thermal resistance in the solder reflowing process of products having vapor escaping holes 32 by formed laser beam (referred to as laser holes).
- TABLE 1 Laser Hole Hole Spec. Number of PKG Diameter Hole Pitch Hole Bulges (mm) (mm) Number 24 H 48 H Sample No.1 0.1 0.8 100 0/15 0/39 Sample No.2 0.1 1.2 49 0/15 0/39 Sample No.3 0.1 1.6 25 0/15 0/39 Comparative — No hole — 15/15 — sample 1
- the thermal resistant test is carried out with respect to samples in the form of tape-type BGAs (package size 16 ⁇ ) having 224 pins at the pitch of 0.8 mm.
- Sample Nos. 1 to 3 have laser holes which are different in number, and comparative samples have no laser holes.
- samples are prepared, with vapor escape holes 32 having a diameter of 0.1 mm ⁇ formed by the secondary high harmonic component of a YAG laser beam in the central portion in the back surface of the 224-pin tape-type BGA.
- the samples have three different numbers of holes, i.e. 100 , 49 , 25 and the hole depth set to reach the die bonding material 20 , and the holes are formed after attaching balls to the tape and-cutting the tape.
- FIG. 5 shows a semiconductor device according to the second embodiment of the invention.
- the semiconductor device 10 comprises a semiconductor chip 12 , a TAB tape 14 for mounting the semiconductor chip 12 thereto, and an adhesive resin layer 16 interposed between the semiconductor chip 12 and the TAB tape 14 .
- the buffer sheet 18 of the first embodiment shown in FIG. 1 is not provided and the adhesive resin layer 16 includes a die bonding material 20 for fixing the semiconductor chip 12 to the TAB tape 14 .
- the die bonding material 20 is applied to the TAB tape 14 and the semiconductor chip 12 is secured by the TAB tape 14 .
- the remaining parts are substantially the same as the corresponding parts of the embodiment shown in FIG. 1.
- the vapor escape holes 32 are formed through the TAB tape 14 so as to reach the die bonding material 20 .
- the vapor escape holes 32 do not reach the back surface of the semiconductor chip 12 .
- the semiconductor device 10 according to this embodiment is fabricated by the same steps as in the fabrication method of the embodiment shown in FIG. 1, except that the step of bonding the buffer sheet 18 in the embodiment of FIG. 1 is omitted. Also, the operation of this embodiment is similar to that of the embodiment shown in FIG. 1.
- FIG. 6 shows a semiconductor device according to the third embodiment of the present invention.
- the semiconductor device 10 comprises a semiconductor chip 12 , a TAB tape 14 for mounting the semiconductor chip 12 thereto, and an adhesive resin layer 16 interposed between the semiconductor chip 12 and the TAB tape 14 .
- This embodiment represents in an example in which the invention is applied to a BGA or CSP package of tape type, connected by a flip chip method.
- the semiconductor chip 12 includes protruding electrodes 40 which are connected to bonding pads 22 of the TAB tape 14 . After the protruding electrodes 40 are connected to the bonding pads 22 , an under-filling material 42 is filled between the semiconductor chip 12 and the TAB tape 14 . This under-filling material 42 constitutes the adhesive resin layer 16 .
- the semiconductor chip 12 can be sealed with a sealing resin.
- vapor escape holes 32 are formed through the TAB tape 14 in such a manner as to reach the under-filling material 42 .
- the vapor escaping holes 32 do not reach the back surface of the semiconductor chip 12 .
- the vapor escape holes 32 function as escape paths of the water vapor when the solder is reflowed and can prevent the package from cracking and bulging which might otherwise occur at the time of solder reflowing.
- the under-filling material 42 is prevented from leaking out, through the vapor escaping holes 32 , by conducting the step of forming the vapor escape holes 32 after the under-filling material 42 is filled and set.
- the flip-chip method involves face-down bonding, and the front surface of the semiconductor chip 12 faces the TAB tape 14 , it is necessary to control the depth of the holes formed by a laser beam so that the holes do not reach the front surface of the semiconductor chip 12 but terminate within the under-filling material 42 .
- FIG. 7 shows a semiconductor device according to the fourth embodiment.
- the semiconductor device 10 according to this embodiment comprises a semiconductor chip 12 , a TAB tape 14 for mounting the semiconductor chip 12 thereto, and an adhesive resin layer 16 interposed between the semiconductor chip 12 and the TAB tape 14 .
- the adhesive resin layer 16 includes a buffer sheet 18 and a die bonding material 20 .
- the TAB tape 14 includes bonding pads 22 and ball pads 24 , and the electrodes of the semiconductor chip 12 are connected to the bonding pads 22 of the TAB tape 14 by wires 26 .
- the solder balls 28 are attached to the ball pads 24 of the TAB tape 14 , and function as external electrodes.
- the semiconductor device comprises a sealing resin 34 for sealing the semiconductor chip 12 .
- the vapor escape holes 32 are not formed unlike the embodiment shown in FIG. 1, but instead, the TAB tape 14 is made of polyimide having high water permeability (water vapor permeability) in order to prevent the cracking and bulging of the semiconductor device which otherwise might occur when the solder is reflowed after the device absorbs moisture.
- the TAB tape 14 is made of polyimide resin having water permeability of not less than 10 g/m 2 ⁇ 24H. In this way, it is possible to provide the polyimide base material with a similar effect to that of the vapor escape holes 32 of the embodiment shown in FIG. 1, by using polyimide having high water permeability as the base film of the TAB tape 14 . It is thus possible to produce a tape-type BGA or CSP package well resistant to the reflowing.
- Table 2 below shows the result of thermal resistance test in the solder reflowing process of the semiconductor device (package) 10 , using TAB tapes 14 having various levels of water permeability.
- TABLE 2 Sample Spec. Water Number of PKG Thickness Permeability Bulging ( ⁇ m) (g/m 2 .24 H) 24 H 48 H Sample No.4 40 108.0 0/10 0/10 Sample No.5 50 14.5 0/18 0/18 Comparative 50 1.5 15/15 0/18 Sample 2
- the samples are FBGA having 288 pins (0.75 mm pitches and package size 18 ⁇ ).
- the test conditions are the same as conditions in the case of Table 1, i.e. THS (85° C./85%, 24H, 48H)+IR (250° C. Max 10 sec).
- Sample No.4 is a double-layered TAB tape 14 using Espanex Type SC18-40 from Shin-Nittetsu Chemical Industrial Co., Ltd. as the base film.
- the water permeability of sample No.4 is 108.0, which is 72 times as high as that of the comparative sample 2.
- the water permeability of the TAB tape 14 using Espanex having the thickness of 50 ⁇ m is 86.4 (58 times as high as that of the comparative sample 2).
- Sample No.5 is the TAB tape 14 made of Capton Type 200EN from Toray ⁇ Dupont Corporation.
- the water permeability of sample No.5 is 14.5, which is 10 times as high as that of the comparative sample 2.
- Sample No.6 in Table 3 below is the TAB tape 14 using Capton Type 200V. This material has water permeability of 37.3 (25 times as high as that of the comparative sample).
- the comparative sample 2 is a three-layered TAB tape 14 using Upilex Type 50 S from Ube Industries, Ltd. as a base film.
- the conventional TAB tape 14 is made of Upilex in many cases.
- the water permeability (water vapor permeability) is tested by the method called Mocon method, using the equipment called PERMATRAN-WID of Mocon.
- the Mocon method is the water vapor permeability testing method, using an infrared sensor, based on JIS K7128 or ASTM F1249.
- the test is conducted in a manner similar to the first embodiment. Specifically, the samples are maintained in an ambiente of 85° C./85% for 24 hours and 48 hours and the IR reflow was conducted at the temperature of 250° C. for about 10 seconds. Then, the bulging of the package is checked.
- the samples including the TAB tapes using polyimide having high in water permeability (water vapor permeability) as a base film do not show any package bulging even after being allowed to stand for 48 hours in the ambiente of 85° C./85%, although vapor escaping holes are not formed.
- the samples are FBGA of 48 pins (0.8 mm pitch, package size 6 ⁇ 9).
- the test conditions are three sets of THS ⁇ (85° C./85%, 24H)+IR (250° C. Max 10 sec) ⁇ .
- FIG. 8 shows a semiconductor device according to the fifth embodiment of the present invention.
- the semiconductor device 10 comprises a semiconductor chip 12 , a TAB tape 14 for mounting the semiconductor chip 12 thereto, and an adhesive resin layer 16 interposed between the semiconductor chip 12 and the TAB tape 14 .
- the buffer sheet 18 in the embodiment of FIG. 7 is omitted, and the adhesive resin layer 16 comprises a die bonding material 20 for fixing the semiconductor chip 12 to the TAB tape 14 .
- the TAB tape 14 like the TAB tape 14 of FIG. 7, is made of polyimide having high water permeability. Therefore, the function of the semiconductor device of FIG. 8 is similar to that of the embodiment shown in FIG. 7.
- FIG. 9 shows a semiconductor device according to the sixth embodiment of the invention.
- the semiconductor device 10 comprises a semiconductor chip 12 , a TAB tape 14 for mounting the semiconductor chip 12 thereto, and an adhesive resin layer 16 interposed between the semiconductor chip 12 and the TAB tape 14 .
- This embodiment is an example in which the invention is applied to a BGA or CSP package of tape type, connected by a flip chip method.
- the semiconductor chip 12 has protruding electrodes 40 which are connected to bonding pads 22 of the TAB tape 14 . After the protruding electrodes 40 are connected to the bonding pads 22 , an under-filling material 42 is filled between the semiconductor chip 12 and the TAB tape 14 . This under-filling material 42 constitutes the adhesive resin layer 16 .
- the TAB tape 14 is made of polyimide having high water permeability, like the TAB tape 14 of FIG. 7. Consequently, the semiconductor device of FIG. 9 functions in a way similar to the embodiment of FIG. 7.
- the moisture contained in the semiconductor device is released by the hole when the solder balls are reflowed, and the semiconductor device is prevented from cracking and bulging. Since the at least one hole is formed after the step of fixing the semiconductor chip to the tape by the adhesive resin layer, the hole is not filled up with the adhesive resin layer flowing by heat treatment during the semiconductor fabrication process and thus effectively functions as a water vapor escape hole.
Abstract
The semiconductor device includes a semiconductor chip, a tape for mounting the semiconductor chip thereto, an adhesive resin layer interposed between the semiconductor chip and the tape, and solder balls attached to the tape. The method of fabricating the semiconductor chip comprises the step of forming at least one hole in the tape, after fixing the semiconductor chip to the tape through the adhesive resin layer. Also, the TAB tape is made of polyimide having high water permeability.
Description
- 1. Field of the Invention
- The present invention relates to a semiconductor device and to a method of fabricating the same. In particular, the present invention relates to a semiconductor device having a package structure of a BGA or a CSP type and to a method of fabricating such a semiconductor device.
- 2. Description of the Related Art
- In recent years, with the increasing demand for small, light and thin electronic apparatuses, smaller, lighter, and thinner semiconductor devices are required. In order to satisfy this demand, semiconductor devices having package structures of the BGA and the CSP types have been developed.
- A semiconductor device having a package structure of a BGA or a CSP type comprises a semiconductor chip, an FPC tape such as a TAB tape for mounting the semiconductor chip thereto and solder balls arranged on the TAB tape. The semiconductor chip is fixed to the TAB tape by a die bonding material. The TAB tape has bonding pads and ball pads, the bonding pads and the ball pads being interconnected in the TAB tape by a wiring pattern. The semiconductor chip is connected to the bonding pads of the TAB tape by wires.
- The solder balls are arranged on the ball pads of the TAB tape and thus function as external electrodes. As a result, the semiconductor chip and the solder balls are electrically connected to each other by the TAB tape as an interposer. In the case where a semiconductor device of surface mount type having solder balls functioning as external terminals, such as a semiconductor device of BGA or CSP type, is mounted to a motherboard, the semiconductor device is, in general, heated in a solder reflowing equipment having an ambiente temperature of about 250° C. to connect the melted solder balls to the electrode pads of the motherboard.
- Also, it is conceivable to attach a buffer resin sheet to the TAB tape to reduce the stress arising due to the difference in the coefficient of thermal expansion between the semiconductor chip and the TAB tape, and to apply the die bonding material to the buffer resin sheet to thereby fix the semiconductor chip to the TAB tape.
- In the semiconductor device in which the semiconductor chip is fixed on to the TAB tape by the die bonding material and sealed by the sealing resin, moisture is contained in the polyimide constituting the TAB tape, the sealing resin and the die bonding material. Especially, the polyimide making up the TAB tape is a material which is easily absorbs moisture. Therefore, when the solder balls are reflowed to mount the semiconductor device to the motherboard, the moisture contained in the TAB tape, the sealing resin and the die bonding material is evaporated with the increase in temperature and the vapor causes cracking and/or bulging of the semiconductor device.
- In order to solve this problem, a method has been proposed in which small holes are formed through the TAB tape before the semiconductor chip is mounted to the TAB tape, so that the moisture contained in the semiconductor device may be released through the small holes when the solder balls are reflowed after the semiconductor chip is mounted to the TAB tape. The cracking and bulging of the semiconductor device can be prevented by releasing the moisture contained in the semiconductor device.
- However, if small holes are formed in the TAB tape in advance, the die bonding material between the semiconductor chip and the TAB tape may flow and may fill up the holes of the TAB tape at the time of heat treatment during the fabrication process of the semiconductor device, with the probable result that the holes fail to function as vapor escape holes. It is also possible that the die bonding material flows through holes of the TAB tape and contaminates the reverse side of the TAB tape or the jigs or tools to be used. In the case where the buffer resin sheet is attached to the TAB tape, on the other hand, the buffer resin sheet blocks the flow of the die bonding material, but the buffer resin sheet is melted and fills up the holes of the TAB tape, often leading to the failure of the holes to function as vapor escaping holes.
- The object of the present invention is to provide a semiconductor device and a method of fabricating the same which can prevent cracking and bulging of the semiconductor device.
- According to the present invention, there is provided a method of fabricating a semiconductor device comprising a semiconductor chip, a tape for mounting the semiconductor chip thereto, an adhesive resin layer interposed between the semiconductor chip and the tape and solder balls arranged on the tape, the method comprising the steps of fixing the semiconductor chip to the tape by the adhesive resin layer, and forming at least one hole in the tape after the step of fixing the semiconductor chip to the tape by the adhesive resin layer.
- In this arrangement having at least one hole formed in the tape, the moisture contained in the semiconductor device is released through the at least one hole when the solder balls are reflowed, to thereby prevent cracking and bulging of the semiconductor device. Since the hole is formed after the step of fixing the semiconductor chip to the tape by the adhesive resin layer, the hole is not filled up with the adhesive resin layer which may flow at the time of heat treatment during the semiconductor fabrication process and thus effectively functions as a vapor escape hole.
- Preferably, the method further includes the step of attaching the solder balls to the tape. The step of attaching solder balls to the tape is executed after the step of fixing the semiconductor chip to the tape by the adhesive resin layer and before the step of forming the hole.
- Preferably, the hole is formed through the tape using a laser beam to such an extent as to reach the adhesive resin layer.
- Preferably, the method further comprises the step of sealing the semiconductor chip with a sealing resin.
- Preferably, the step of fixing the semiconductor chip to the tape by the adhesive resin layer includes the step of applying a die bonding material to the tape. As an alternative, the step of fixing the semiconductor chip to the tap by the adhesive resin layer includes the step of attaching a buffer material to the tape and the step of applying a die bonding material to the buffer material. As another alternative, the step of fixing the semiconductor chip to-the tape by the adhesive resin layer includes the step of connecting the semiconductor chip to the tape by protruding electrodes and the step of filling an under-filling material between the semiconductor chip and the tape.
- A semiconductor device according to another aspect of the present invention comprises a semiconductor chip, a tape for mounting the semiconductor chip thereto, an adhesive resin layer interposed between the semiconductor chip and the tape and solder balls arranged on the tape and is characterized in that the tape and the adhesive resin layer have at least one hole extending through the tape and reaching the adhesive resin layer.
- In this arrangement, the tape and the adhesive resin layer having at least one hole formed through the tape and reaching the adhesive resin layer are produced according to the method of fabricating the semiconductor device described above and have the same function and effect as the corresponding ones described above. Specifically, when the solder balls are rendered to reflow, the moisture contained in the semiconductor device is released through the hole to thereby prevent cracking and bulging of the semiconductor device. At the same time, the hole is not filled up with the adhesive resin layer which flows at the time of the heat treatment during the semiconductor fabrication process and therefore effectively operates as a vapor escape hole.
- Preferably, the semiconductor device comprises a sealing resin for sealing the semiconductor chip, and the adhesive resin layer is made of a die bonding material for fixing the semiconductor chip to the tape. As an alternative, the semiconductor device comprises a sealing resin for sealing the semiconductor chip, and the adhesive resin layer includes a buffer material for reducing the stress arising due to the difference in the coefficient of thermal expansion between the semiconductor chip and the tape and a die bonding material for fixing the semiconductor chip to the tape by the buffer. As another alternative, the semiconductor chip is connected to the tape by protruding electrodes, and the adhesive resin layer is made of an under-filling material filled between the semiconductor chip and the tape.
- Preferably, the tape is a FPC tape such as a TAB tape.
- Further, the semiconductor device according to the present invention comprises a semiconductor chip, a tape for mounting the semiconductor chip thereto, an adhesive resin layer interposed between the semiconductor chip and the tape, and solder balls arranged on the tape, characterized in that the tape is made of a material having high water permeability to prevent package cracking and bulging which otherwise might be caused when the solder balls are reflowed after the semiconductor device absorbs moisture.
- In this arrangement, since the tape is made of a material having high water permeability, the moisture contained in the semiconductor device escapes from the tape thereby to prevent the semiconductor device from developing cracking or bulging at the time of solder ball reflow, similar to the above-mentioned case where the tape has at least one hole.
- Preferably, the tape is made of a resin having water permeability of 10 (g/m224H) or more.
- The present invention will become more apparent from the following description of the preferred embodiments, with reference to the accompanying drawings, in which:
- FIG. 1 is a cross-sectional view of a semiconductor device according to the first embodiment of the present invention;
- FIG. 2 is a bottom view of the TAB tape of FIG. 1;
- FIG. 3 is a cross-sectional view of the semiconductor device, illustrating the manner in which vapor escaping holes are formed in the TAB tape after the semiconductor device is fabricated;
- FIG. 4 is a cross-sectional view of the semiconductor device of FIG. 1 and the mother board to which the semiconductor device is mounted;
- FIG. 5 is a cross-sectional view of the semiconductor device according to the second embodiment of the invention;
- FIG. 6 is a cross-sectional view of the semiconductor device according to the third embodiment of the invention;
- FIG. 7 is a cross-sectional view of the semiconductor device according to the fourth embodiment of the invention;
- FIG. 8 is a cross-sectional view of the semiconductor device according to the fifth embodiment of the invention; and
- FIG. 9 is a cross-sectional view of the semiconductor device according to the sixth embodiment of the invention.
- FIGS. 1 and 2 show a semiconductor device according to the first embodiment of the present invention. The
semiconductor device 10 comprises asemiconductor chip 12, a TAB tape for mounting thesemiconductor chip 12 thereto, and anadhesive resin layer 16 interposed between thesemiconductor chip 12 and theTAB tape 14. Theadhesive resin layer 16 includes abuffer sheet 18 for reducing the stress occurring due to the difference in the coefficient of thermal expansion between thesemiconductor chip 12 and theTAB tape 14, and adie bonding material 20 for fixing thesemiconductor chip 12 to theTAB tape 14 through thebuffer sheet 18. In the fabrication, thebuffer sheet 18 is attached to theTAB tape 14, thedie bonding material 20 is applied to thebuffer sheet 18, and thesemiconductor chip 12 is fixed to theTAB tape 14. - The
TAB tape 14 has bondingpads 22 of copper andball pads 24 of copper. Thebonding pads 22 and theball pads 24 are interconnected by a wiring pattern (not shown) in theTAB tape 14. The electrodes of thesemiconductor chip 12 are connected to thebonding pads 22 of theTAB tape 14 bywires 26. -
Solder balls 28 are attached to theball pads 24 of theTAB tape 14, to function as external electrodes. Accordingly, thesemiconductor chip 12 and thesolder balls 28 are electrically connected to each other with theTAB tape 14 as an interposer. Theball pads 24 are arranged on the upper surface of theTAB tape 14, and theTAB tape 14 hasball mounting holes 30 for mounting thesolder balls 28. Thesolder balls 28 pass through theball mounting holes 30, so that the upper ends of thesolder balls 28 are secured to theball pads 24 and the lower ends thereof protrude downward from theTAB tape 14. - Further,
vapor escaping holes 32 are formed through theTAB tape 14 in such a manner as to reach thebuffer sheet 18 and thedie bonding material 20. Furthermore, the semiconductor device includes a sealingresin 34 for sealing thesemiconductor chip 12. - The
TAB tape 14 is of a structure having a plurality of polyimide film layers bonded to each other by an epoxy adhesive. Theball mounting holes 30 are formed in theTAB tape 14 in advance by laser beam, punching, drilling, etching, or other means. Thevapor escaping holes 32, on the other hand, are not formed in advance in theTAB tape 14, but are formed, at least after thesemiconductor chip 12 is mounted to theTAB tape 14, in such a manner as to pass through theTAB tape 14 and reach thebuffer sheet 18 and thedie bonding material 20. - FIG. 3 illustrates a method of fabricating the
semiconductor device 10 of FIG. 1. The basic process for fabricating thesemiconductor device 10 is well known and will be described only briefly. Thebuffer sheet 18 is attached to theTAB tape 14, thedie bonding material 20 is applied to thebuffer sheet 18, and thesemiconductor chip 12 is fixed to theTAB tape 14. The electrodes of thesemiconductor chip 12 are connected to thebonding pads 22 of theTAB tape 14 thewires 26. A transfer mold is carried out to seal thesemiconductor chip 12 by the sealingresin 34. Then, thesolder balls 28 are secured to theball pads 24 of theTAB tape 14. - After that, as shown in FIG. 3, the
vapor escaping holes 32 are formed by a laser beam (LB) so as to extend through theTAB tape 14 and to reach thebuffer sheet member 18 and thedie bonding material 20. TheTAB tape 14 is then cut into pieces corresponding to individual chips. Thevapor escaping holes 32 can be formed before or after securing thesolder balls 28, or after cutting theTAB tape 14, with the result that the identical effect can be obtained. - FIG. 4 shows an example of surface-mounting the
semiconductor device 10 to themotherboard 36. In this case, at least thesolder balls 28 are heated to reflow, so that thesolder balls 28 are fused to theelectrode pads 38 of themotherboard 36. In the case where thesemiconductor device 10 of surface-mounting type such as a BGA or CSP semiconductor device having thesolder balls 28 as external terminals is mounted to themotherboard 36, in general, thesemiconductor device 10 is heated in a reflow equipment having the ambience temperature of about 250° C., to thereby connect the meltedsolder balls 28 to theelectrode pads 38 of themotherboard 36. - In the solder reflowing, the moisture contained in the
TAB tape 14, thebuffer sheet 18, thedie bonding material 20 and the sealingresin 34 of thesemiconductor device 10 is heated, and the resulting vapor is released out of thesemiconductor device 10 through the vapor escape holes 32. Since the vapor is released out of thesemiconductor device 10 through thevapor escaping holes 32, the semiconductor-device 10 is prevented from cracking and bulging. - If the
vapor escaping holes 32 are preformed in theTAB tape 14, a material of one or more of thebuffer sheet 18, thedie bonding material 20 and the sealingresin 34 flows and leaks through the vapor escape holes 32 or fills up the vapor escape holes 32 during the heat treatment or the like step during the fabrication process of thesemiconductor device 10, so that thevapor escaping holes 32 fail to function to release the vapor. In the present invention, since thevapor escaping holes 32 are formed after thesemiconductor device 10 is formed (or preferably, after the step of sealing thesemiconductor chip 12 by the sealing resin 34), a material of thebuffer sheet 18, thedie bonding material 20 and/or the sealingresin 34 does not leak through thevapor escaping holes 32 nor fill up thevapor escaping holes 32, and thevapor escaping holes 32 thus can perform the function of releasing the vapor when the solder balls are reflowed. Accordingly, cracking and/or bulging of the semiconductor device, which otherwise might occur at the time of solder reflowing, are prevented, and it is possible to fabricate a BGA or CSP package having superior thermal resistance in the solder reflowing process after moisture is absorbed. - It is possible to form a multiplicity of minute
vapor escaping holes 32 at high speed and with high accuracy using a laser beam, as shown in FIG. 2. It is preferable to use a secondary high harmonic component of the YAG laser beam. The secondary high harmonic component of the YAG laser beam has a wavelength of 0.532 μm. A laser beam having a wavelength longer than 1 μm can pass through thesemiconductor chip 12 and may destroy the component elements (such as a transistor) of thesemiconductor chip 12, so it is not suitable for use in the present invention. Incidentally, the wavelength of the carbon dioxide gas laser beam is 10.6 μm, the wavelength of the YAG laser beam 1.06 μm, and the wavelength of the excimer laser beam 0.248 μm. - In FIG. 1, the
vapor escaping holes 32 are formed in such a depth as to extend substantially through thedie bonding material 20 and reach the back surface of thesemiconductor chip 12. However, thevapor escaping holes 32 are not necessarily so deep as to reach the back surface of thesemiconductor chip 12. Actually, the component members (theTAB tape 14, thebuffer sheet 18, thedie bonding material 20 and the sealing resin 34) have different cohesive force and different water permeabilities, and therefore the depth of thevapor escaping holes 32 should be determined taking such properties into account. - Table 1 below shows the result of the experiment of thermal resistance in the solder reflowing process of products having
vapor escaping holes 32 by formed laser beam (referred to as laser holes).TABLE 1 Laser Hole Hole Spec. Number of PKG Diameter Hole Pitch Hole Bulges (mm) (mm) Number 24 H 48 H Sample No.1 0.1 0.8 100 0/15 0/39 Sample No.2 0.1 1.2 49 0/15 0/39 Sample No.3 0.1 1.6 25 0/15 0/39 Comparative — No hole — 15/15 — sample 1 - The thermal resistant test is carried out with respect to samples in the form of tape-type BGAs (
package size 16□) having 224 pins at the pitch of 0.8 mm. Sample Nos. 1 to 3 have laser holes which are different in number, and comparative samples have no laser holes. Specifically, as shown in FIG. 2, samples are prepared, with vapor escape holes 32 having a diameter of 0.1 mm φ formed by the secondary high harmonic component of a YAG laser beam in the central portion in the back surface of the 224-pin tape-type BGA. In this experiment, the samples have three different numbers of holes, i.e. 100, 49, 25 and the hole depth set to reach thedie bonding material 20, and the holes are formed after attaching balls to the tape and-cutting the tape. - These samples (samples Nos.1 to 3) according to the invention and the comparative samples1 having no holes are maintained in an atmosphere of 85° C. in temperature and 85% in humidity for 24 hours and 48 hours, and the IR reflow is then conducted (at the reflow temperature of 250° C. for about 10 seconds). Then, the bulging of the semiconductor devices (PKGs) is observed. As a result, as shown in Table 1, the samples of the semiconductor device having through holes do not exhibit no bulging even after being held for 48 hours in the test atmosphere, but all the samples of the semiconductor devices having no holes exhibit bulging after being held for only 24 hours in the test atmosphere.
- FIG. 5 shows a semiconductor device according to the second embodiment of the invention. The
semiconductor device 10 comprises asemiconductor chip 12, aTAB tape 14 for mounting thesemiconductor chip 12 thereto, and anadhesive resin layer 16 interposed between thesemiconductor chip 12 and theTAB tape 14. In this embodiment, thebuffer sheet 18 of the first embodiment shown in FIG. 1 is not provided and theadhesive resin layer 16 includes adie bonding material 20 for fixing thesemiconductor chip 12 to theTAB tape 14. - In the fabrication process, the
die bonding material 20 is applied to theTAB tape 14 and thesemiconductor chip 12 is secured by theTAB tape 14. The remaining parts are substantially the same as the corresponding parts of the embodiment shown in FIG. 1. Also, like the embodiment shown in FIG. 1, the vapor escape holes 32 are formed through theTAB tape 14 so as to reach thedie bonding material 20. The vapor escape holes 32, do not reach the back surface of thesemiconductor chip 12. - The
semiconductor device 10 according to this embodiment is fabricated by the same steps as in the fabrication method of the embodiment shown in FIG. 1, except that the step of bonding thebuffer sheet 18 in the embodiment of FIG. 1 is omitted. Also, the operation of this embodiment is similar to that of the embodiment shown in FIG. 1. - FIG. 6 shows a semiconductor device according to the third embodiment of the present invention. The
semiconductor device 10 comprises asemiconductor chip 12, aTAB tape 14 for mounting thesemiconductor chip 12 thereto, and anadhesive resin layer 16 interposed between thesemiconductor chip 12 and theTAB tape 14. This embodiment represents in an example in which the invention is applied to a BGA or CSP package of tape type, connected by a flip chip method. Thesemiconductor chip 12 includes protrudingelectrodes 40 which are connected tobonding pads 22 of theTAB tape 14. After the protrudingelectrodes 40 are connected to thebonding pads 22, an under-fillingmaterial 42 is filled between thesemiconductor chip 12 and theTAB tape 14. This under-fillingmaterial 42 constitutes theadhesive resin layer 16. Thesemiconductor chip 12 can be sealed with a sealing resin. - After the under-filling
material 42 is filled and set, vapor escape holes 32 are formed through theTAB tape 14 in such a manner as to reach the under-fillingmaterial 42. Thevapor escaping holes 32 do not reach the back surface of thesemiconductor chip 12. The vapor escape holes 32 function as escape paths of the water vapor when the solder is reflowed and can prevent the package from cracking and bulging which might otherwise occur at the time of solder reflowing. The under-fillingmaterial 42 is prevented from leaking out, through thevapor escaping holes 32, by conducting the step of forming the vapor escape holes 32 after the under-fillingmaterial 42 is filled and set. Since the flip-chip method involves face-down bonding, and the front surface of thesemiconductor chip 12 faces theTAB tape 14, it is necessary to control the depth of the holes formed by a laser beam so that the holes do not reach the front surface of thesemiconductor chip 12 but terminate within the under-fillingmaterial 42. - FIG. 7 shows a semiconductor device according to the fourth embodiment. Like in the embodiment of FIG. 1, the
semiconductor device 10 according to this embodiment comprises asemiconductor chip 12, aTAB tape 14 for mounting thesemiconductor chip 12 thereto, and anadhesive resin layer 16 interposed between thesemiconductor chip 12 and theTAB tape 14. Theadhesive resin layer 16 includes abuffer sheet 18 and adie bonding material 20. - The
TAB tape 14 includesbonding pads 22 andball pads 24, and the electrodes of thesemiconductor chip 12 are connected to thebonding pads 22 of theTAB tape 14 bywires 26. Thesolder balls 28 are attached to theball pads 24 of theTAB tape 14, and function as external electrodes. Further, the semiconductor device comprises a sealingresin 34 for sealing thesemiconductor chip 12. - In this embodiment, the vapor escape holes32 are not formed unlike the embodiment shown in FIG. 1, but instead, the
TAB tape 14 is made of polyimide having high water permeability (water vapor permeability) in order to prevent the cracking and bulging of the semiconductor device which otherwise might occur when the solder is reflowed after the device absorbs moisture. Preferably, theTAB tape 14 is made of polyimide resin having water permeability of not less than 10 g/m2·24H. In this way, it is possible to provide the polyimide base material with a similar effect to that of the vapor escape holes 32 of the embodiment shown in FIG. 1, by using polyimide having high water permeability as the base film of theTAB tape 14. It is thus possible to produce a tape-type BGA or CSP package well resistant to the reflowing. - Table 2 below shows the result of thermal resistance test in the solder reflowing process of the semiconductor device (package)10, using
TAB tapes 14 having various levels of water permeability.TABLE 2 Sample Spec. Water Number of PKG Thickness Permeability Bulging (μm) (g/m2.24 H) 24 H 48 H Sample No.4 40 108.0 0/10 0/10 Sample No.5 50 14.5 0/18 0/18 Comparative 50 1.5 15/15 0/18 Sample 2 - The samples are FBGA having 288 pins (0.75 mm pitches and
package size 18□). The test conditions are the same as conditions in the case of Table 1, i.e. THS (85° C./85%, 24H, 48H)+IR (250°C. Max 10 sec). - Sample No.4 is a double-layered
TAB tape 14 using Espanex Type SC18-40 from Shin-Nittetsu Chemical Industrial Co., Ltd. as the base film. The water permeability of sample No.4 is 108.0, which is 72 times as high as that of the comparative sample 2. The water permeability of theTAB tape 14 using Espanex having the thickness of 50 μm is 86.4 (58 times as high as that of the comparative sample 2). - Sample No.5 is the
TAB tape 14 made of Capton Type 200EN from Toray·Dupont Corporation. The water permeability of sample No.5 is 14.5, which is 10 times as high as that of the comparative sample 2. Sample No.6 in Table 3 below is theTAB tape 14 using Capton Type 200V. This material has water permeability of 37.3 (25 times as high as that of the comparative sample). - The comparative sample 2 is a three-layered
TAB tape 14 using Upilex Type 50S from Ube Industries, Ltd. as a base film. Theconventional TAB tape 14 is made of Upilex in many cases. - The water permeability (water vapor permeability) is tested by the method called Mocon method, using the equipment called PERMATRAN-WID of Mocon. The Mocon method is the water vapor permeability testing method, using an infrared sensor, based on JIS K7128 or ASTM F1249.
- The test is conducted in a manner similar to the first embodiment. Specifically, the samples are maintained in an ambiente of 85° C./85% for 24 hours and 48 hours and the IR reflow was conducted at the temperature of 250° C. for about 10 seconds. Then, the bulging of the package is checked. The samples including the TAB tapes using polyimide having high in water permeability (water vapor permeability) as a base film do not show any package bulging even after being allowed to stand for 48 hours in the ambiente of 85° C./85%, although vapor escaping holes are not formed.
TABLE 3 Number of PKG bulging Water 1st 2nd 3rd Permeability test test test Total Sample No.5 14.5 0/47 1/47 0/46 1/47 Sample No.6 37.3 0/41 0/41 0/41 0/41 Comparative 1.5 36/39 3/3 — 39/39 Sample 2 - The samples are FBGA of 48 pins (0.8 mm pitch, package size 6×9). The test conditions are three sets of THS {(85° C./85%, 24H)+IR (250°
C. Max 10 sec)}. - The result in Tables 2 and 3 shows that the cracking and the bulging of the semiconductor devices which otherwise might occur at the time of solder reflow after the devices absorbs moisture can be prevented by producing the
TAB tape 14 of polyimide having high water permeability, even if thevapor escaping holes 32 in the first embodiment are not formed. As seen from Tables 2 and 3, sample No.5 having water permeability of 14.5 produced a satisfactory result. This indicates that the recommendable water permeability of theTAB tape 14 is 10 or more. - FIG. 8 shows a semiconductor device according to the fifth embodiment of the present invention. The
semiconductor device 10 comprises asemiconductor chip 12, aTAB tape 14 for mounting thesemiconductor chip 12 thereto, and anadhesive resin layer 16 interposed between thesemiconductor chip 12 and theTAB tape 14. In this embodiment, thebuffer sheet 18 in the embodiment of FIG. 7 is omitted, and theadhesive resin layer 16 comprises adie bonding material 20 for fixing thesemiconductor chip 12 to theTAB tape 14. TheTAB tape 14, like theTAB tape 14 of FIG. 7, is made of polyimide having high water permeability. Therefore, the function of the semiconductor device of FIG. 8 is similar to that of the embodiment shown in FIG. 7. - FIG. 9 shows a semiconductor device according to the sixth embodiment of the invention. The
semiconductor device 10 comprises asemiconductor chip 12, aTAB tape 14 for mounting thesemiconductor chip 12 thereto, and anadhesive resin layer 16 interposed between thesemiconductor chip 12 and theTAB tape 14. This embodiment is an example in which the invention is applied to a BGA or CSP package of tape type, connected by a flip chip method. Thesemiconductor chip 12 has protrudingelectrodes 40 which are connected tobonding pads 22 of theTAB tape 14. After the protrudingelectrodes 40 are connected to thebonding pads 22, an under-fillingmaterial 42 is filled between thesemiconductor chip 12 and theTAB tape 14. This under-fillingmaterial 42 constitutes theadhesive resin layer 16. TheTAB tape 14 is made of polyimide having high water permeability, like theTAB tape 14 of FIG. 7. Consequently, the semiconductor device of FIG. 9 functions in a way similar to the embodiment of FIG. 7. - As described above, according to the present invention, since at least one hole is formed through the tape, the moisture contained in the semiconductor device is released by the hole when the solder balls are reflowed, and the semiconductor device is prevented from cracking and bulging. Since the at least one hole is formed after the step of fixing the semiconductor chip to the tape by the adhesive resin layer, the hole is not filled up with the adhesive resin layer flowing by heat treatment during the semiconductor fabrication process and thus effectively functions as a water vapor escape hole.
- Also, in order to provide a similar effect to the through hole, by using a TAB tape using polyimide base layer having high water permeability, a BGA or CSP package of a tape type having superior resistance to the reflowing procedure can be produced, even without forming a through hole.
Claims (15)
1. A method of fabricating a semiconductor device comprising a semiconductor chip, a tape for mounting said semiconductor chip thereto, an adhesive resin layer interposed between said semiconductor chip and said tape, and solder balls arranged on said tape, said method comprising the steps of:
fixing said semiconductor chip to said tape by said adhesive resin layer; and
forming at least one hole in said tape after the step of fixing said semiconductor chip to said tape through said adhesive resin layer.
2. A method of fabricating a semiconductor device, further comprising the step of attaching said solder balls to said tape.
3. A method of fabricating a semiconductor device according to , characterized in that said step of attaching solder balls to said tape is executed after the step of fixing said semiconductor chip to said tape by said adhesive resin layer and before the step of forming at least one hole.
claim 2
4. A method of fabricating a semiconductor device according to , characterized in that said step of forming at least one hole is executed such that said at least one hole is formed through said tape using a laser beam and reaches said adhesive resin layer.
claim 1
5. A method of fabricating a semiconductor device according to , further comprising the step of sealing said semiconductor chip with a sealing resin.
claim 1
6. A method of fabricating a semiconductor device according to , characterized in that said step of fixing said semiconductor chip to the tape by said adhesive resin layer includes the step of applying a die bonding material to said tape.
claim 1
7. A method of fabricating a semiconductor device according to , characterized in that said step of fixing said semiconductor chip to the tape by the adhesive resin layer includes the step of attaching a buffer material to said tape and the step of applying a die bonding material to said buffer material.
claim 1
8. A method of fabricating a semiconductor device according to , characterized in that said step of fixing said semiconductor chip to the tape by said adhesive resin layer includes the step of connecting said semiconductor chip to said tape by protruding electrodes and the step of filling an under-filling material between said semiconductor chip and said tape.
claim 1
9. A semiconductor device comprising a semiconductor chip, a tape for mounting said semiconductor chip thereto, an adhesive resin layer interposed between said semiconductor chip and said tape, and solder balls arranged on said tape, characterized in that said tape and said adhesive resin layer have at least one hole extending through said tape and reaching said adhesive resin layer.
10. A semiconductor device according to , further comprising a sealing resin for sealing said semiconductor chip, said adhesive resin layer comprising a die bonding material for fixing said semiconductor chip to said tape.
claim 9
11. A semiconductor device according to , further comprising a sealing resin for sealing said semiconductor chip, said adhesive resin layer comprising a buffer material for reducing a stress occurring due to the difference in coefficient of thermal expansion between said semiconductor chip and said tape, and a die bonding material for fixing said semiconductor chip to said tape through said buffer.
claim 9
12. A semiconductor device according to , characterized in that said semiconductor chip is connected to said tape by protruded electrodes, and said adhesive resin layer is made of an under-filling material filled between said semiconductor chip and said tape.
claim 9
13. A semiconductor device according to , characterized in that said tape is a FPC tape.
claim 9
14. A semiconductor device comprising a semiconductor chip, a tape for mounting said semiconductor chip thereto, an adhesive resin layer interposed between said semiconductor chip and said tape, and solder balls arranged on said tape, characterized in that said tape is made of a material having high water permeability to prevent cracking and bulging of said semiconductor device which might occur when the solder balls are reflowed after said semiconductor device absorbs moisture.
15. A semiconductor device according to , characterized in that said tape is made of a resin having water permeability of 10 g/m2·24H or more.
claim 14
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/836,182 US20010028101A1 (en) | 1998-02-25 | 2001-04-18 | Method of fabricating semiconductor having through hole |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP04358998A JP3481117B2 (en) | 1998-02-25 | 1998-02-25 | Semiconductor device and manufacturing method thereof |
JP10-43589 | 1998-02-25 | ||
US09/123,450 US5953592A (en) | 1998-02-25 | 1998-07-28 | Method of fabricating semiconductor having through hole |
US09/335,878 US6291895B1 (en) | 1998-02-25 | 1999-06-18 | Method of fabricating semiconductor having through hole |
US09/836,182 US20010028101A1 (en) | 1998-02-25 | 2001-04-18 | Method of fabricating semiconductor having through hole |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/335,878 Division US6291895B1 (en) | 1998-02-25 | 1999-06-18 | Method of fabricating semiconductor having through hole |
Publications (1)
Publication Number | Publication Date |
---|---|
US20010028101A1 true US20010028101A1 (en) | 2001-10-11 |
Family
ID=12667988
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/123,450 Expired - Lifetime US5953592A (en) | 1998-02-25 | 1998-07-28 | Method of fabricating semiconductor having through hole |
US09/335,878 Expired - Lifetime US6291895B1 (en) | 1998-02-25 | 1999-06-18 | Method of fabricating semiconductor having through hole |
US09/836,182 Abandoned US20010028101A1 (en) | 1998-02-25 | 2001-04-18 | Method of fabricating semiconductor having through hole |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/123,450 Expired - Lifetime US5953592A (en) | 1998-02-25 | 1998-07-28 | Method of fabricating semiconductor having through hole |
US09/335,878 Expired - Lifetime US6291895B1 (en) | 1998-02-25 | 1999-06-18 | Method of fabricating semiconductor having through hole |
Country Status (2)
Country | Link |
---|---|
US (3) | US5953592A (en) |
JP (1) | JP3481117B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100378932C (en) * | 2004-11-29 | 2008-04-02 | 晶强电子股份有限公司 | Wafer contact window of soft sheet bearing device and joint pad open and driving hole process |
Families Citing this family (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6166433A (en) * | 1998-03-26 | 2000-12-26 | Fujitsu Limited | Resin molded semiconductor device and method of manufacturing semiconductor package |
WO2000008685A1 (en) * | 1998-08-03 | 2000-02-17 | Shinko Electric Industries Co., Ltd. | Wiring substrate, method of manufacture thereof, and semiconductor device |
JP3565069B2 (en) * | 1998-12-28 | 2004-09-15 | ソニーケミカル株式会社 | Method for manufacturing double-sided flexible printed circuit board |
DE19905055A1 (en) * | 1999-02-08 | 2000-08-17 | Siemens Ag | Semiconductor component with a chip carrier with openings for contacting |
JP3914654B2 (en) * | 1999-03-17 | 2007-05-16 | 株式会社ルネサステクノロジ | Semiconductor device |
JP4151164B2 (en) * | 1999-03-19 | 2008-09-17 | 株式会社デンソー | Manufacturing method of semiconductor device |
JP2001024085A (en) * | 1999-07-12 | 2001-01-26 | Nec Corp | Semiconductor device |
KR100298829B1 (en) * | 1999-07-21 | 2001-11-01 | 윤종용 | Structure and Method of Solder Joint for Chip Size Package |
JP3521325B2 (en) * | 1999-07-30 | 2004-04-19 | シャープ株式会社 | Manufacturing method of resin-encapsulated semiconductor device |
US6404059B1 (en) * | 2000-02-08 | 2002-06-11 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having a mounting structure and fabrication method thereof |
JP3701542B2 (en) * | 2000-05-10 | 2005-09-28 | シャープ株式会社 | Semiconductor device and manufacturing method thereof |
JP2001339012A (en) * | 2000-05-30 | 2001-12-07 | Nec Kyushu Ltd | Semiconductor device and its manufacturing method |
US6589820B1 (en) | 2000-06-16 | 2003-07-08 | Micron Technology, Inc. | Method and apparatus for packaging a microelectronic die |
JP3916854B2 (en) * | 2000-06-28 | 2007-05-23 | シャープ株式会社 | Wiring board, semiconductor device, and package stack semiconductor device |
US6483044B1 (en) | 2000-08-23 | 2002-11-19 | Micron Technology, Inc. | Interconnecting substrates for electrical coupling of microelectronic components |
US6979595B1 (en) * | 2000-08-24 | 2005-12-27 | Micron Technology, Inc. | Packaged microelectronic devices with pressure release elements and methods for manufacturing and using such packaged microelectronic devices |
EP1207555A1 (en) * | 2000-11-16 | 2002-05-22 | Texas Instruments Incorporated | Flip-chip on film assembly for ball grid array packages |
JP3866033B2 (en) * | 2000-12-14 | 2007-01-10 | シャープ株式会社 | Manufacturing method of semiconductor device |
JP3486872B2 (en) | 2001-01-26 | 2004-01-13 | Necセミコンダクターズ九州株式会社 | Semiconductor device and manufacturing method thereof |
JP4696368B2 (en) * | 2001-02-09 | 2011-06-08 | 日立化成工業株式会社 | Semiconductor package substrate and manufacturing method thereof, and semiconductor package and manufacturing method thereof |
JP4854863B2 (en) * | 2001-03-12 | 2012-01-18 | ローム株式会社 | Semiconductor device |
US6808959B2 (en) | 2001-05-24 | 2004-10-26 | Nec Electronics Corporation | Semiconductor device having reinforced coupling between solder balls and substrate |
JP3838351B2 (en) * | 2002-02-21 | 2006-10-25 | セイコーエプソン株式会社 | Semiconductor device and manufacturing method thereof, circuit board, and electronic apparatus |
US6573595B1 (en) * | 2002-04-24 | 2003-06-03 | Scientek Corp. | Ball grid array semiconductor package with resin coated metal core |
DE10250778B3 (en) * | 2002-10-30 | 2004-03-04 | Infineon Technologies Ag | Semiconductor chip used in flip-chip technology for producing circuit boards has a buffer body with a protective layer made from a damping material arranged between a contact surfaces and above a semiconductor component structures |
JP4308608B2 (en) * | 2003-08-28 | 2009-08-05 | 株式会社ルネサステクノロジ | Semiconductor device |
JP4198623B2 (en) * | 2004-03-24 | 2008-12-17 | 株式会社東芝 | IC package |
DE102004020580A1 (en) * | 2004-04-27 | 2005-11-17 | Infineon Technologies Ag | Method of manufacturing a BGA chip module and BGA chip module |
JP2005317861A (en) | 2004-04-30 | 2005-11-10 | Toshiba Corp | Semiconductor device and method of manufacturing the same |
KR100723497B1 (en) * | 2005-08-11 | 2007-06-04 | 삼성전자주식회사 | Substrate having a different surface treatment in solder ball land and semiconductor package including the same |
JP4863836B2 (en) * | 2006-10-20 | 2012-01-25 | 三洋電機株式会社 | Semiconductor device |
US7833456B2 (en) | 2007-02-23 | 2010-11-16 | Micron Technology, Inc. | Systems and methods for compressing an encapsulant adjacent a semiconductor workpiece |
TWI469231B (en) * | 2011-09-09 | 2015-01-11 | Dawning Leading Technology Inc | Manufacturing method for a chip packaging structure |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4975221A (en) * | 1989-05-12 | 1990-12-04 | National Starch And Chemical Investment Holding Corporation | High purity epoxy formulations for use as die attach adhesives |
US5277972A (en) * | 1988-09-29 | 1994-01-11 | Tomoegawa Paper Co., Ltd. | Adhesive tapes |
US5990545A (en) * | 1996-12-02 | 1999-11-23 | 3M Innovative Properties Company | Chip scale ball grid array for integrated circuit package |
US6002168A (en) * | 1997-11-25 | 1999-12-14 | Tessera, Inc. | Microelectronic component with rigid interposer |
US6225379B1 (en) * | 1998-07-07 | 2001-05-01 | National Starch And Chemical Investment Holding Corporation | Epoxy resin composition for bonding semiconductor chips |
US6228452B1 (en) * | 1997-01-30 | 2001-05-08 | Tomoegawa Paper Co., Ltd. | Adhesive tape for electronic parts |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4483067A (en) * | 1981-09-11 | 1984-11-20 | U.S. Philips Corporation | Method of manufacturing an identification card and an identification manufactured, for example, by this method |
US5063171A (en) * | 1990-04-06 | 1991-11-05 | Texas Instruments Incorporated | Method of making a diffusionless virtual drain and source conductor/oxide semiconductor field effect transistor |
US5063177A (en) | 1990-10-04 | 1991-11-05 | Comsat | Method of packaging microwave semiconductor components and integrated circuits |
JPH04148554A (en) * | 1990-10-12 | 1992-05-21 | Oki Electric Ind Co Ltd | Resin-sealed type semiconductor device |
JPH0575006A (en) * | 1991-09-18 | 1993-03-26 | Fujitsu Ltd | Lead frame and resin sealed semiconductor device |
US5612576A (en) * | 1992-10-13 | 1997-03-18 | Motorola | Self-opening vent hole in an overmolded semiconductor device |
DE4326816A1 (en) * | 1993-08-10 | 1995-02-16 | Giesecke & Devrient Gmbh | Electronic module for cards and manufacture of such a module |
US5490324A (en) * | 1993-09-15 | 1996-02-13 | Lsi Logic Corporation | Method of making integrated circuit package having multiple bonding tiers |
EP0751561A4 (en) * | 1994-03-18 | 1997-05-07 | Hitachi Chemical Co Ltd | Semiconductor package manufacturing method and semiconductor package |
JP2833996B2 (en) * | 1994-05-25 | 1998-12-09 | 日本電気株式会社 | Flexible film and semiconductor device having the same |
JPH0878574A (en) * | 1994-09-08 | 1996-03-22 | Shinko Electric Ind Co Ltd | Semiconductor device and manufacturing method thereof |
JP2581017B2 (en) * | 1994-09-30 | 1997-02-12 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
EP0740340B1 (en) * | 1995-04-07 | 2002-06-26 | Shinko Electric Industries Co. Ltd. | Structure and process for mounting semiconductor chip |
JP3176542B2 (en) * | 1995-10-25 | 2001-06-18 | シャープ株式会社 | Semiconductor device and manufacturing method thereof |
US5756380A (en) * | 1995-11-02 | 1998-05-26 | Motorola, Inc. | Method for making a moisture resistant semiconductor device having an organic substrate |
JP3385872B2 (en) * | 1995-12-25 | 2003-03-10 | 三菱電機株式会社 | Solder supply method and solder supply apparatus |
US5766982A (en) * | 1996-03-07 | 1998-06-16 | Micron Technology, Inc. | Method and apparatus for underfill of bumped or raised die |
US5834336A (en) * | 1996-03-12 | 1998-11-10 | Texas Instruments Incorporated | Backside encapsulation of tape automated bonding device |
JP3170199B2 (en) * | 1996-03-15 | 2001-05-28 | 株式会社東芝 | Semiconductor device, method of manufacturing the same, and substrate frame |
US5746390A (en) | 1996-03-20 | 1998-05-05 | Fran Rich Chi Associates, Inc. | Air-land vehicle with ducted fan vanes providing improved performance |
US5835355A (en) * | 1997-09-22 | 1998-11-10 | Lsi Logic Corporation | Tape ball grid array package with perforated metal stiffener |
-
1998
- 1998-02-25 JP JP04358998A patent/JP3481117B2/en not_active Expired - Fee Related
- 1998-07-28 US US09/123,450 patent/US5953592A/en not_active Expired - Lifetime
-
1999
- 1999-06-18 US US09/335,878 patent/US6291895B1/en not_active Expired - Lifetime
-
2001
- 2001-04-18 US US09/836,182 patent/US20010028101A1/en not_active Abandoned
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5277972A (en) * | 1988-09-29 | 1994-01-11 | Tomoegawa Paper Co., Ltd. | Adhesive tapes |
US5277972B1 (en) * | 1988-09-29 | 1996-11-05 | Tomoegawa Paper Co Ltd | Adhesive tapes |
US4975221A (en) * | 1989-05-12 | 1990-12-04 | National Starch And Chemical Investment Holding Corporation | High purity epoxy formulations for use as die attach adhesives |
US5990545A (en) * | 1996-12-02 | 1999-11-23 | 3M Innovative Properties Company | Chip scale ball grid array for integrated circuit package |
US6228452B1 (en) * | 1997-01-30 | 2001-05-08 | Tomoegawa Paper Co., Ltd. | Adhesive tape for electronic parts |
US6002168A (en) * | 1997-11-25 | 1999-12-14 | Tessera, Inc. | Microelectronic component with rigid interposer |
US6225379B1 (en) * | 1998-07-07 | 2001-05-01 | National Starch And Chemical Investment Holding Corporation | Epoxy resin composition for bonding semiconductor chips |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100378932C (en) * | 2004-11-29 | 2008-04-02 | 晶强电子股份有限公司 | Wafer contact window of soft sheet bearing device and joint pad open and driving hole process |
Also Published As
Publication number | Publication date |
---|---|
JP3481117B2 (en) | 2003-12-22 |
US6291895B1 (en) | 2001-09-18 |
JPH11243160A (en) | 1999-09-07 |
US5953592A (en) | 1999-09-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6291895B1 (en) | Method of fabricating semiconductor having through hole | |
US6514792B2 (en) | Mechanically-stabilized area-array device package | |
US7365416B2 (en) | Multi-level semiconductor module and method for fabricating the same | |
US6157080A (en) | Semiconductor device using a chip scale package | |
JP3262497B2 (en) | Chip mounted circuit card structure | |
US6294831B1 (en) | Electronic package with bonded structure and method of making | |
US6551862B2 (en) | Semiconductor device and method of manufacturing the same | |
US6992379B2 (en) | Electronic package having a thermal stretching layer | |
KR100363361B1 (en) | Bonded structure of film substrate and semiconductor chip and method of manufacturing the same | |
JPH0888245A (en) | Semiconductor device | |
KR19990028978A (en) | Wire Junction Tape Ball Grid Array Package | |
US7221053B2 (en) | Integrated device and electronic system | |
KR20070051165A (en) | Semiconductor package having pre-solder bump, stack package using the same and manufacturing method thereof | |
US6750552B1 (en) | Integrated circuit package with solder bumps | |
JP2008535221A (en) | Flip-attached and underfilled semiconductor device and method | |
JP4413798B2 (en) | Manufacturing method of semiconductor device | |
US20030207489A1 (en) | Semiconductor device and manufacturing method using a stress-relieving film attached to solder joints | |
JP3551114B2 (en) | Semiconductor device mounting structure and method | |
US20050151273A1 (en) | Semiconductor chip package | |
JP3180041B2 (en) | Connection terminal and method of forming the same | |
US6462282B1 (en) | Circuit board for mounting bare chip | |
JP3070544B2 (en) | Ball grid array type semiconductor device | |
JP5230580B2 (en) | Semiconductor device and mounting method thereof | |
JP4436748B2 (en) | Semiconductor device and mounting method thereof | |
Jackson et al. | MicroCSP Wafer Level Chip Scale Package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |