US20010042878A1 - Methods of forming integrated circuit capacitors having composite titanium oxide and tantalum pentoxide dielectric layers therein and capacitors formed thereby - Google Patents
Methods of forming integrated circuit capacitors having composite titanium oxide and tantalum pentoxide dielectric layers therein and capacitors formed thereby Download PDFInfo
- Publication number
- US20010042878A1 US20010042878A1 US09/903,153 US90315301A US2001042878A1 US 20010042878 A1 US20010042878 A1 US 20010042878A1 US 90315301 A US90315301 A US 90315301A US 2001042878 A1 US2001042878 A1 US 2001042878A1
- Authority
- US
- United States
- Prior art keywords
- layer
- forming
- capacitor electrode
- tantalum pentoxide
- titanium
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
- H01L21/02186—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing titanium, e.g. TiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
- H01L21/02183—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing tantalum, e.g. Ta2O5
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02321—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer
- H01L21/02323—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of oxygen
- H01L21/02326—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of oxygen into a nitride layer, e.g. changing SiN to SiON
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31604—Deposition from a gas or vapour
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31691—Inorganic layers composed of oxides or glassy oxides or oxide based glass with perovskite structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/55—Capacitors with a dielectric comprising a perovskite structure material
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
- H10B12/315—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor with the capacitor higher than a bit line
Definitions
- the present invention relates to integrated circuit devices and methods of forming integrated circuit devices, and more particularly to integrated circuit capacitors and methods of forming integrated circuit capacitors.
- Capacitors having three-dimensional structures have been proposed in an attempt to increase cell capacitance. These types of capacitors usually have a lower electrode in the shape of a fin, a box, or a cylinder.
- the manufacturing processes for forming capacitors with three-dimensional electrode structures may be complicated and defects may be easily generated during the manufacturing processes. Accordingly, research into the use of high dielectric materials for increasing the capacitance of capacitors is actively being conducted to avoid the need for forming capacitor electrodes having three-dimensional structure. Similarly, the use of thin dielectric materials having stable dielectric characteristics are also being considered.
- tantalum pentoxide Ta 2 O 5
- Ta 2 O 5 tantalum pentoxide
- thin tantalum pentoxide layers having thickness in a range between about 50 A and 100 A may only have dielectric constants at levels of about 5-6 when used as capacitor dielectric material. This reduction may be due to the formation of a thin natural oxide layer at an interface between a capacitor electrode and the tantalum pentoxide layer. This thin natural oxide layer reduces the net dielectric constant of the resulting composite dielectric layer containing both the natural oxide layer and tantalum pentoxide layer.
- This tantalum pentoxide layers may also have relatively poor leakage current and breakdown characteristics.
- Conventional techniques for forming integrated circuit capacitors having tantalum oxide dielectric layers are described in an article by K. W. Kwon et al., entitled “Ta 2 O 5 /TiO 2 Composite Films for High Density DRAM Capacitors”, Technical Digest of the 1993 VLSI Technology Symposium” and in U.S. Pat. Nos. 4,734,340, 5,111,355 and 5,142,438.
- integrated circuit capacitors e.g., DRAM capacitors
- steps of forming a first capacitor electrode e.g., polysilicon electrode
- a titanium nitride layer on the first capacitor electrode.
- a tantalum pentoxide dielectric layer is then formed on an upper surface of the titanium nitride layer.
- a step is then performed to convert the underlying titanium nitride layer into a titanium oxide layer.
- a second capacitor electrode is then formed on the tantalum pentoxide layer.
- the step of converting the titanium nitride layer into a titanium oxide layer is preferably performed by annealing the tantalum pentoxide layer in an oxygen ambient at a temperature in a range between about 700° C. and 900° C.
- This oxygen ambient provides free oxygen to fill vacancies within the tantalum oxide layer and also provides free oxygen which diffuses into the underlying titanium nitride layer.
- the step of forming a titanium nitride layer comprises the steps of depositing a layer of titanium metal on the first capacitor electrode and then converting the layer of titanium metal to titanium nitride by annealing the deposited layer of titanium metal in a nitrogen ambient.
- the step of forming a titanium nitride layer may comprise the step of depositing titanium nitride on the first capacitor electrode using a titanium chloride source gas.
- methods of forming integrated circuit capacitors include the steps of forming a first polysilicon capacitor electrode on a substrate and forming a titanium nitride layer on the first polysilicon capacitor electrode. Thereafter, a portion of the titanium nitride layer is removed to expose a portion of the first polysilicon electrode.
- the substrate can be annealed in an N 2 ambient.
- a tantalum pentoxide layer is formed on the exposed portion of the first polysilicon capacitor electrode, which is followed by annealing step in an oxygen ambient. Then a silicon oxynitride layer is partially formed on a portion of the first polysilicon capacitor electrode.
- a second capacitor electrode is then formed on the tantalum pentoxide layer, opposite the silicon oxynitride layer. This embodiment comprises the steps of forming a first capacitor electrode over a substrate, forming a titanium nitride layer on the first capacitor electrode, and removing a portion of titanium nitride layer to expose the first portion of the first capacitor electrode.
- the substrate is annealed in a nitrogen ambient, and then a tantalum pentoxide dielectric layer is formed on the remainder of the titanium nitride layer and the exposed first capacitor. Further, the annealing the tantalum pentoxide dielectric layer in an oxygen ambient converts titanium nitride layer into a titanium oxide layer and forms a silicon oxynitride layer on the exposed first capacitor electrode. Finally, a second capacitor electrode is formed on the tantalum pentoxide layer.
- the resulting integrated circuit capacitor may comprise a first capacitor electrode, a silicon oxynitride layer on a first portion of the first capacitor electrode and a titanium oxide layer on a second portion of the first capacitor electrode.
- a tantalum pentoxide layer is also provided on the silicon oxynitride layer and on the titanium oxide layer.
- a second capacitor electrode is also provided on the tantalum pentoxide layer. The second capacitor electrode preferably extends opposite the silicon oxynitride layer and titanium oxide layer.
- the resulting integrated circuit capacitor includes a composite dielectric layer. This composite dielectric layer includes silicon oxynitride and titanium oxide (on adjacent portions of a lower capacitor electrode) and an overlying tantalum pentoxide layer which contacts the underlying silicon oxynitride and titanium oxide.
- FIGS. 1 - 3 are cross-sectional views of intermediate structures that illustrate methods of forming an integrated circuit capacitors according to a first embodiment of the present invention.
- FIG. 4 is an electrical schematic of a conventional integrated circuit capacitor having a composite dielectric layer comprising silicon oxynitride and tantalum pentoxide.
- FIG. 5 is an electrical schematic of an integrated circuit capacitor formed in accordance with the methods of FIGS. 1 - 3 .
- FIGS. 2 and 6- 7 are cross-sectional views of intermediate structures that illustrate methods of forming an integrated circuit capacitors according to a second embodiment of the present invention.
- FIG. 8 is an electrical schematic of an integrated circuit capacitor formed in accordance with the methods of FIGS. 2 and 6- 7 .
- FIG. 1 illustrates the steps of forming a plurality of shallow trench isolation (STI) regions 10 in a semiconductor substrate 30 .
- These shallow trench isolation regions 10 may be patterned to define a semiconductor active region 11 within the substrate 30 .
- a gate oxide layer may also be formed on the active region 11 .
- a plurality of composite gate electrodes 12 may be formed on the active region 11 and trench isolation regions 10 , as illustrated. These gate electrodes may constitute the gate electrodes (or word lines) of DRAM memory cell access transistors.
- Each of these gate electrodes 12 may comprise a composite of an underlying polysilicon layer, an intermediate silicide layer and an electrically insulating capping layer.
- Impurity regions 39 of predetermined conductivity type e.g., N-type
- Sidewall insulating spacers 12 a may then be formed on sidewalls of the gate electrodes 12 .
- a first electrically insulating layer 33 may be deposited on the gate electrodes 12 , as illustrated. Contact holes may then be defined in the first electrically insulating layer 33 , to expose the impurity regions 39 . These contact holes may then be filled with first conductive plugs 31 (e.g., polysilicon plugs).
- a second electrically insulating layer 35 may then be formed on the first electrically insulating layer 33 , as illustrated.
- a contact hole may then be defined in the second electrically insulating layer 35 , using photolithographically defined etching steps. As illustrated the contact hole may be defined to expose the central conductive plug 31 .
- the contact hole may then be filled with a buried bit line contact 40 and then a bit line 13 may be defined on an upper surface of the second electrically insulating layer 35 using conventional metal deposition and patterning steps, for example.
- a third electrically insulating layer 37 is then formed on the bit line 13 and the second electrically insulating layer 35 , as illustrated.
- a plurality of contact holes may be formed in the second and third electrically insulating layers 35 and 37 . As illustrated, these contact holes are preferably formed to expose underlying conductive plugs 31 .
- Conventional techniques may then be performed to define a plurality of buried contacts 14 in the contact holes and then define a plurality of first capacitor electrodes 15 (e.g., polysilicon electrodes) on an upper surface of the third electrically insulating layer 37 .
- Many of the above-described steps are disclosed in U.S. Pat. No.
- TiN titanium nitride
- This titanium nitride layer 16 may be formed using a chemical vapor deposition (CVD) technique using titanium chloride (TiCl 4 ) as a source gas.
- the titanium nitride layer 16 may be formed by depositing a titanium metal layer having a thickness in a range between about 10 A and 50 A using a chemical or physical deposition technique (CVD or PVD) and then phase transitioning the titanium metal layer into a titanium nitride layer by performing a heat treatment step (i.e., annealing step) while exposing the titanium metal layer to a nitrogen ambient.
- CVD or PVD chemical or physical deposition technique
- a tantalum pentoxide (Ta 2 O 5 ) layer 18 having a preferred thickness in a range between about 20 A and 100 A is then formed on the titanium nitride layer 16 .
- An annealing step is then performed, preferably at a temperature in a range between about 700° C. and 900° C., while simultaneously exposing the tantalum pentoxide layer 18 to an oxygen (O 2 ) ambient to improve the leakage current characteristics of the tantalum pentoxide layer 18 .
- the temperature at which the annealing step is performed may be a fixed temperature or may vary. During this step, vacancies within the tantalum pentoxide layer 18 are preferably filled with oxygen.
- the occurrence of cross-diffusion of free oxygen from the ambient into the underlying titanium nitride layer 16 can be used advantageously to convert the underlying titanium nitride layer 16 into a titanium oxide (e.g., TiO 2 ) layer 17 .
- the deposition of titanium oxide directly onto the polysilicon first capacitor electrode 15 is not preferred since such deposition typically causes parasitic oxidation of the polysilicon therein. Such parasitic oxidation can lead to the undesirable formation of a parasitic capacitor having silicon dioxide as the dielectric.
- the capacitor structure is then completed by forming a second capacitor electrode 19 on the tantalum pentoxide layer 18 .
- the cross-diffusion of oxygen and nitrogen may also result in the formation of a composite dielectric layer comprising an underlying silicon oxynitride layer (SiON), an intermediate titanium dioxide layer (TiO 2 ) and an overlying tantalum pentoxide layer (Ta 2 O 5 ).
- SiON silicon oxynitride layer
- TiO 2 intermediate titanium dioxide layer
- Ta 2 O 5 tantalum pentoxide layer
- FIG. 4 an electrical schematic of a conventional integrated circuit capacitor having a dielectric layer comprising a composite of a silicon oxynitride layer and a tantalum pentoxide layer is illustrated.
- FIG. 5 is an electrical schematic of an integrated circuit capacitor formed in accordance with a first embodiment of the present invention where the dielectric layer comprises a composite of a titanium dioxide layer and a tantalum pentoxide layer.
- FIG. 6 illustrates the performance of a titanium nitride etch-back step on the structure of FIG. 2, so that titanium nitride layers 20 are formed on sidewalls of the first capacitor electrode 15 and the upper surface of the first capacitor electrode 15 is exposed.
- a silicon oxynitride layer 22 SiON is formed on the exposed upper surface of the first capacitor electrode 15 by thermal annealing the structure of FIG. 6 in an ambient containing oxygen and nitrogen.
- the titanium nitride layers 20 are also converted into titanium dioxide layers 23 .
- the whole titanium nitride layer 20 can be converted into titanium dioxide layers 23 .
- only a part of the titanium nitride layer 20 can be converted into titanium dioxide layers 23 .
- the remaining titanium nitride layer, which has not been converted into titanium dioxide layer can be employed as a part of the bottom electrode of the capacitor.
- the remaining non-converted titanium nitride layer can be transformed into silicon oxynitride (SiON) either partially or as a whole.
- a tantalum pentoxide layer 21 is formed on the sidewall titanium dioxide layers 23 and on the silicon oxynitride layer 22 , as illustrated.
- FIG. 8 an electrical schematic of the integrated circuit capacitor of FIG. 7 is illustrated.
- the separate titanium dioxide layers 23 and silicon oxynitride layer 22 result in the formation of separate parallel capacitors 50 and 51 within the integrated circuit capacitor structure of FIG. 7.
- the electrical schematic of the preferred integrated circuit capacitor also includes a tantalum pentoxide capacitor 52 in series with the parallel combination of the titanium dioxide capacitor 50 and silicon oxynitride capacitor 51 .
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Semiconductor Memories (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
- This application is related to Korean Application No. 98-43554, filed Oct. 19, 1998, the disclosures of which are hereby incorporated herein by reference.
- The present invention relates to integrated circuit devices and methods of forming integrated circuit devices, and more particularly to integrated circuit capacitors and methods of forming integrated circuit capacitors.
- It is generally desirable to make memory cells as small as possible so that more memory cells can be integrated into each chip. Higher capacitance storage capacitors can also provide better definition when reading the memory cell, lower soft error rate, and enable lower voltage operation. Therefore, if memory cells can be made smaller and with higher capacitance, semiconductor memory devices can become more highly integrated.
- Capacitors having three-dimensional structures have been proposed in an attempt to increase cell capacitance. These types of capacitors usually have a lower electrode in the shape of a fin, a box, or a cylinder. However, the manufacturing processes for forming capacitors with three-dimensional electrode structures may be complicated and defects may be easily generated during the manufacturing processes. Accordingly, research into the use of high dielectric materials for increasing the capacitance of capacitors is actively being conducted to avoid the need for forming capacitor electrodes having three-dimensional structure. Similarly, the use of thin dielectric materials having stable dielectric characteristics are also being considered.
- Unfortunately, high dielectric materials such as tantalum pentoxide (Ta2O5) have reduced dielectric strength when formed as relatively thin layers. For example, whereas bulk tantalum pentoxide may have a dielectric constant in a range between about 22 and 25, thin tantalum pentoxide layers having thickness in a range between about 50 A and 100 A may only have dielectric constants at levels of about 5-6 when used as capacitor dielectric material. This reduction may be due to the formation of a thin natural oxide layer at an interface between a capacitor electrode and the tantalum pentoxide layer. This thin natural oxide layer reduces the net dielectric constant of the resulting composite dielectric layer containing both the natural oxide layer and tantalum pentoxide layer. This tantalum pentoxide layers may also have relatively poor leakage current and breakdown characteristics. Conventional techniques for forming integrated circuit capacitors having tantalum oxide dielectric layers are described in an article by K. W. Kwon et al., entitled “Ta2O5/TiO2 Composite Films for High Density DRAM Capacitors”, Technical Digest of the 1993 VLSI Technology Symposium” and in U.S. Pat. Nos. 4,734,340, 5,111,355 and 5,142,438.
- Notwithstanding these conventional techniques, there continues to be a need for improved methods of forming integrated circuit capacitors having high dielectric strength and reduced leakage current characteristics.
- It is therefore an object of the present invention to provide improved methods of forming integrated circuit capacitors.
- It is another object of the present invention to provide methods of forming integrated circuit capacitors having improved dielectric characteristics.
- It is still another object of the present invention to provide methods of forming integrated circuit capacitors containing high dielectric strength materials.
- These and other objects, advantages and features of the present invention can be provided by methods of forming integrated circuit capacitors (e.g., DRAM capacitors) that include the steps of forming a first capacitor electrode (e.g., polysilicon electrode) on a substrate and then forming a titanium nitride layer on the first capacitor electrode. A tantalum pentoxide dielectric layer is then formed on an upper surface of the titanium nitride layer. A step is then performed to convert the underlying titanium nitride layer into a titanium oxide layer. A second capacitor electrode is then formed on the tantalum pentoxide layer. The step of converting the titanium nitride layer into a titanium oxide layer is preferably performed by annealing the tantalum pentoxide layer in an oxygen ambient at a temperature in a range between about 700° C. and 900° C. This oxygen ambient provides free oxygen to fill vacancies within the tantalum oxide layer and also provides free oxygen which diffuses into the underlying titanium nitride layer.
- According to one preferred aspect of the present invention, the step of forming a titanium nitride layer comprises the steps of depositing a layer of titanium metal on the first capacitor electrode and then converting the layer of titanium metal to titanium nitride by annealing the deposited layer of titanium metal in a nitrogen ambient. Alternatively, the step of forming a titanium nitride layer may comprise the step of depositing titanium nitride on the first capacitor electrode using a titanium chloride source gas.
- According to another embodiment of the present invention, methods of forming integrated circuit capacitors include the steps of forming a first polysilicon capacitor electrode on a substrate and forming a titanium nitride layer on the first polysilicon capacitor electrode. Thereafter, a portion of the titanium nitride layer is removed to expose a portion of the first polysilicon electrode. As a preferred embodiment in accordance with this invention, the substrate can be annealed in an N2 ambient.
- Thereafter, a tantalum pentoxide layer is formed on the exposed portion of the first polysilicon capacitor electrode, which is followed by annealing step in an oxygen ambient. Then a silicon oxynitride layer is partially formed on a portion of the first polysilicon capacitor electrode. To complete the capacitor structure, a second capacitor electrode is then formed on the tantalum pentoxide layer, opposite the silicon oxynitride layer. This embodiment comprises the steps of forming a first capacitor electrode over a substrate, forming a titanium nitride layer on the first capacitor electrode, and removing a portion of titanium nitride layer to expose the first portion of the first capacitor electrode. Thereafter, the substrate is annealed in a nitrogen ambient, and then a tantalum pentoxide dielectric layer is formed on the remainder of the titanium nitride layer and the exposed first capacitor. Further, the annealing the tantalum pentoxide dielectric layer in an oxygen ambient converts titanium nitride layer into a titanium oxide layer and forms a silicon oxynitride layer on the exposed first capacitor electrode. Finally, a second capacitor electrode is formed on the tantalum pentoxide layer.
- Based on this second embodiment, the resulting integrated circuit capacitor may comprise a first capacitor electrode, a silicon oxynitride layer on a first portion of the first capacitor electrode and a titanium oxide layer on a second portion of the first capacitor electrode. A tantalum pentoxide layer is also provided on the silicon oxynitride layer and on the titanium oxide layer. A second capacitor electrode is also provided on the tantalum pentoxide layer. The second capacitor electrode preferably extends opposite the silicon oxynitride layer and titanium oxide layer. Thus, the resulting integrated circuit capacitor includes a composite dielectric layer. This composite dielectric layer includes silicon oxynitride and titanium oxide (on adjacent portions of a lower capacitor electrode) and an overlying tantalum pentoxide layer which contacts the underlying silicon oxynitride and titanium oxide.
- FIGS.1-3 are cross-sectional views of intermediate structures that illustrate methods of forming an integrated circuit capacitors according to a first embodiment of the present invention.
- FIG. 4 is an electrical schematic of a conventional integrated circuit capacitor having a composite dielectric layer comprising silicon oxynitride and tantalum pentoxide.
- FIG. 5 is an electrical schematic of an integrated circuit capacitor formed in accordance with the methods of FIGS.1-3.
- FIGS. 2 and 6-7 are cross-sectional views of intermediate structures that illustrate methods of forming an integrated circuit capacitors according to a second embodiment of the present invention.
- FIG. 8 is an electrical schematic of an integrated circuit capacitor formed in accordance with the methods of FIGS. 2 and 6-7.
- The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the thickness of layers and regions are exaggerated for clarity. It will also be understood that when a layer is referred to as being “on” another layer or substrate, it can be directly on the other layer or substrate, or intervening layers may also be present. However, when a layer or region is described as being “directly on” another layer or region, no intervening layers or regions are present. Like numbers refer to like elements throughout.
- Referring now to FIGS.1-3, preferred methods of forming integrated circuit capacitors according to a first embodiment of the present invention will be described. In particular, FIG. 1 illustrates the steps of forming a plurality of shallow trench isolation (STI)
regions 10 in asemiconductor substrate 30. These shallowtrench isolation regions 10 may be patterned to define a semiconductoractive region 11 within thesubstrate 30. A gate oxide layer may also be formed on theactive region 11. Then, using techniques well known to those skilled in the art, a plurality ofcomposite gate electrodes 12 may be formed on theactive region 11 andtrench isolation regions 10, as illustrated. These gate electrodes may constitute the gate electrodes (or word lines) of DRAM memory cell access transistors. Each of thesegate electrodes 12 may comprise a composite of an underlying polysilicon layer, an intermediate silicide layer and an electrically insulating capping layer.Impurity regions 39 of predetermined conductivity type (e.g., N-type) may also be formed in theactive region 11 in a self-aligned manner by implanting dopants into thesubstrate 30, using thegate electrodes 12 as an implant mask.Sidewall insulating spacers 12 a may then be formed on sidewalls of thegate electrodes 12. - A first electrically insulating
layer 33 may be deposited on thegate electrodes 12, as illustrated. Contact holes may then be defined in the first electrically insulatinglayer 33, to expose theimpurity regions 39. These contact holes may then be filled with first conductive plugs 31 (e.g., polysilicon plugs). A second electrically insulatinglayer 35 may then be formed on the first electrically insulatinglayer 33, as illustrated. A contact hole may then be defined in the second electrically insulatinglayer 35, using photolithographically defined etching steps. As illustrated the contact hole may be defined to expose the centralconductive plug 31. The contact hole may then be filled with a buriedbit line contact 40 and then abit line 13 may be defined on an upper surface of the second electrically insulatinglayer 35 using conventional metal deposition and patterning steps, for example. - A third electrically insulating
layer 37 is then formed on thebit line 13 and the second electrically insulatinglayer 35, as illustrated. Using conventional techniques, a plurality of contact holes may be formed in the second and third electrically insulatinglayers contacts 14 in the contact holes and then define a plurality of first capacitor electrodes 15 (e.g., polysilicon electrodes) on an upper surface of the third electrically insulatinglayer 37. Many of the above-described steps are disclosed in U.S. Pat. No. 5,780,336 to Son, entitled “Methods of Forming Integrated Circuit Memory Devices Having Improved Storage Electrode Contact Regions Therein” and in U.S. Pat. No. 5,926,707 to Seo, entitled “Methods of Forming Integrated Circuit Memory Devices Having Deep Storage Electrode Contact Regions Therein for Improving Refresh Characteristics”, assigned to the present assignee, the disclosure of which is hereby incorporated herein by reference. - Referring now to FIG. 2, a titanium nitride (TiN)
layer 16 having a preferred thickness in a range between about 10 A and 200 A is then formed on thefirst capacitor electrodes 15, as illustrated. Thistitanium nitride layer 16 may be formed using a chemical vapor deposition (CVD) technique using titanium chloride (TiCl4) as a source gas. Alternatively, thetitanium nitride layer 16 may be formed by depositing a titanium metal layer having a thickness in a range between about 10 A and 50 A using a chemical or physical deposition technique (CVD or PVD) and then phase transitioning the titanium metal layer into a titanium nitride layer by performing a heat treatment step (i.e., annealing step) while exposing the titanium metal layer to a nitrogen ambient. - Referring now to FIG. 3, a tantalum pentoxide (Ta2O5)
layer 18 having a preferred thickness in a range between about 20 A and 100 A is then formed on thetitanium nitride layer 16. An annealing step is then performed, preferably at a temperature in a range between about 700° C. and 900° C., while simultaneously exposing thetantalum pentoxide layer 18 to an oxygen (O2) ambient to improve the leakage current characteristics of thetantalum pentoxide layer 18. The temperature at which the annealing step is performed may be a fixed temperature or may vary. During this step, vacancies within thetantalum pentoxide layer 18 are preferably filled with oxygen. In addition, the occurrence of cross-diffusion of free oxygen from the ambient into the underlyingtitanium nitride layer 16 can be used advantageously to convert the underlyingtitanium nitride layer 16 into a titanium oxide (e.g., TiO2)layer 17. The deposition of titanium oxide directly onto the polysiliconfirst capacitor electrode 15 is not preferred since such deposition typically causes parasitic oxidation of the polysilicon therein. Such parasitic oxidation can lead to the undesirable formation of a parasitic capacitor having silicon dioxide as the dielectric. The capacitor structure is then completed by forming asecond capacitor electrode 19 on thetantalum pentoxide layer 18. According to another preferred aspect of this embodiment of the invention, the cross-diffusion of oxygen and nitrogen may also result in the formation of a composite dielectric layer comprising an underlying silicon oxynitride layer (SiON), an intermediate titanium dioxide layer (TiO2) and an overlying tantalum pentoxide layer (Ta2O5). - Referring now to FIG. 4, an electrical schematic of a conventional integrated circuit capacitor having a dielectric layer comprising a composite of a silicon oxynitride layer and a tantalum pentoxide layer is illustrated. In contrast, FIG. 5 is an electrical schematic of an integrated circuit capacitor formed in accordance with a first embodiment of the present invention where the dielectric layer comprises a composite of a titanium dioxide layer and a tantalum pentoxide layer.
- Referring now to FIGS. 2 and 6-8, preferred methods of forming integrated circuit capacitors according to a second embodiment of the present invention are illustrated. In particular, FIG. 6 illustrates the performance of a titanium nitride etch-back step on the structure of FIG. 2, so that titanium nitride layers 20 are formed on sidewalls of the
first capacitor electrode 15 and the upper surface of thefirst capacitor electrode 15 is exposed. Then, as illustrated by FIG. 7, a silicon oxynitride layer 22 (SiON) is formed on the exposed upper surface of thefirst capacitor electrode 15 by thermal annealing the structure of FIG. 6 in an ambient containing oxygen and nitrogen. During this step, the titanium nitride layers 20 are also converted into titanium dioxide layers 23. As a preferred embodiment in accordance with this invention, the wholetitanium nitride layer 20 can be converted into titanium dioxide layers 23. As another preferred embodiment in accordance with this invention, only a part of thetitanium nitride layer 20 can be converted into titanium dioxide layers 23. In the latter case, the remaining titanium nitride layer, which has not been converted into titanium dioxide layer, can be employed as a part of the bottom electrode of the capacitor. In addition, the remaining non-converted titanium nitride layer can be transformed into silicon oxynitride (SiON) either partially or as a whole. After this annealing step, atantalum pentoxide layer 21 is formed on the sidewall titanium dioxide layers 23 and on thesilicon oxynitride layer 22, as illustrated. Referring now to FIG. 8, an electrical schematic of the integrated circuit capacitor of FIG. 7 is illustrated. Here, the separate titanium dioxide layers 23 andsilicon oxynitride layer 22 result in the formation of separateparallel capacitors tantalum pentoxide capacitor 52 in series with the parallel combination of thetitanium dioxide capacitor 50 andsilicon oxynitride capacitor 51. - In the drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.
Claims (17)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/903,153 US6433380B2 (en) | 1998-10-19 | 2001-07-11 | Integrated circuit capacitors having composite titanium oxide and tantalum pentoxide dielectric layers therein |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019980043554A KR100282487B1 (en) | 1998-10-19 | 1998-10-19 | Cell Capacitor Using High-Dielectric Multilayer Film and Its Manufacturing Method |
KR98-43554 | 1998-10-19 | ||
US09/417,859 US6300215B1 (en) | 1998-10-19 | 1999-10-14 | Methods of forming integrated circuit capacitors having composite titanium oxide and tantalum pentoxide dielectric layers therein |
US09/903,153 US6433380B2 (en) | 1998-10-19 | 2001-07-11 | Integrated circuit capacitors having composite titanium oxide and tantalum pentoxide dielectric layers therein |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/417,859 Division US6300215B1 (en) | 1998-10-19 | 1999-10-14 | Methods of forming integrated circuit capacitors having composite titanium oxide and tantalum pentoxide dielectric layers therein |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010042878A1 true US20010042878A1 (en) | 2001-11-22 |
US6433380B2 US6433380B2 (en) | 2002-08-13 |
Family
ID=19554428
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/417,859 Expired - Lifetime US6300215B1 (en) | 1998-10-19 | 1999-10-14 | Methods of forming integrated circuit capacitors having composite titanium oxide and tantalum pentoxide dielectric layers therein |
US09/903,153 Expired - Fee Related US6433380B2 (en) | 1998-10-19 | 2001-07-11 | Integrated circuit capacitors having composite titanium oxide and tantalum pentoxide dielectric layers therein |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/417,859 Expired - Lifetime US6300215B1 (en) | 1998-10-19 | 1999-10-14 | Methods of forming integrated circuit capacitors having composite titanium oxide and tantalum pentoxide dielectric layers therein |
Country Status (3)
Country | Link |
---|---|
US (2) | US6300215B1 (en) |
JP (2) | JP2000124425A (en) |
KR (1) | KR100282487B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030207528A1 (en) * | 2002-05-03 | 2003-11-06 | Weimin Li | Method of making a memory cell capacitor with Ta2O5 dielectric |
Families Citing this family (44)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100705926B1 (en) * | 1999-12-22 | 2007-04-11 | 주식회사 하이닉스반도체 | Method of manufacturing a capacitor in a semiconductor device |
KR100363091B1 (en) * | 2000-06-27 | 2002-11-30 | 삼성전자 주식회사 | Semiconductor memory device having self-aligned contacts and method of fabricating the same |
US6380576B1 (en) | 2000-08-31 | 2002-04-30 | Micron Technology, Inc. | Selective polysilicon stud growth |
US7118960B2 (en) * | 2000-08-31 | 2006-10-10 | Micron Technology, Inc. | Selective polysilicon stud growth |
US7378356B2 (en) | 2002-03-16 | 2008-05-27 | Springworks, Llc | Biased pulse DC reactive sputtering of oxide films |
US6884327B2 (en) | 2002-03-16 | 2005-04-26 | Tao Pan | Mode size converter for a planar waveguide |
US8445130B2 (en) | 2002-08-09 | 2013-05-21 | Infinite Power Solutions, Inc. | Hybrid thin-film battery |
US8535396B2 (en) | 2002-08-09 | 2013-09-17 | Infinite Power Solutions, Inc. | Electrochemical apparatus with barrier layer protected substrate |
US8404376B2 (en) | 2002-08-09 | 2013-03-26 | Infinite Power Solutions, Inc. | Metal film encapsulation |
US8021778B2 (en) | 2002-08-09 | 2011-09-20 | Infinite Power Solutions, Inc. | Electrochemical apparatus with barrier layer protected substrate |
US20070264564A1 (en) | 2006-03-16 | 2007-11-15 | Infinite Power Solutions, Inc. | Thin film battery on an integrated circuit or circuit board and method thereof |
US8236443B2 (en) | 2002-08-09 | 2012-08-07 | Infinite Power Solutions, Inc. | Metal film encapsulation |
US8394522B2 (en) | 2002-08-09 | 2013-03-12 | Infinite Power Solutions, Inc. | Robust metal film encapsulation |
US8431264B2 (en) | 2002-08-09 | 2013-04-30 | Infinite Power Solutions, Inc. | Hybrid thin-film battery |
TWI274199B (en) | 2002-08-27 | 2007-02-21 | Symmorphix Inc | Optically coupling into highly uniform waveguides |
US6576977B1 (en) | 2002-09-17 | 2003-06-10 | National Semiconductor Corporation | Low cost bias technique for dual plate integrated capacitors |
CN1756856B (en) * | 2003-02-27 | 2011-10-12 | 希莫菲克斯公司 | Dielectric barrier layer films |
US8728285B2 (en) | 2003-05-23 | 2014-05-20 | Demaray, Llc | Transparent conductive oxides |
US7238628B2 (en) | 2003-05-23 | 2007-07-03 | Symmorphix, Inc. | Energy conversion and storage films and devices by physical vapor deposition of titanium and titanium oxides and sub-oxides |
US7332389B2 (en) * | 2003-07-02 | 2008-02-19 | Micron Technology, Inc. | Selective polysilicon stud growth |
US6921692B2 (en) * | 2003-07-07 | 2005-07-26 | Micron Technology, Inc. | Methods of forming memory circuitry |
US20060278912A1 (en) * | 2004-09-02 | 2006-12-14 | Luan Tran | Selective polysilicon stud growth |
US7959769B2 (en) | 2004-12-08 | 2011-06-14 | Infinite Power Solutions, Inc. | Deposition of LiCoO2 |
US8636876B2 (en) | 2004-12-08 | 2014-01-28 | R. Ernest Demaray | Deposition of LiCoO2 |
US7838133B2 (en) | 2005-09-02 | 2010-11-23 | Springworks, Llc | Deposition of perovskite and other compound ceramic films for dielectric applications |
TWI267879B (en) * | 2005-12-21 | 2006-12-01 | Ind Tech Res Inst | Metal-insulator-metal capacitor |
US7422960B2 (en) | 2006-05-17 | 2008-09-09 | Micron Technology, Inc. | Method of forming gate arrays on a partial SOI substrate |
US7537994B2 (en) | 2006-08-28 | 2009-05-26 | Micron Technology, Inc. | Methods of forming semiconductor devices, assemblies and constructions |
US8062708B2 (en) | 2006-09-29 | 2011-11-22 | Infinite Power Solutions, Inc. | Masking of and material constraint for depositing battery layers on flexible substrates |
US8197781B2 (en) | 2006-11-07 | 2012-06-12 | Infinite Power Solutions, Inc. | Sputtering target of Li3PO4 and method for producing same |
US7939403B2 (en) | 2006-11-17 | 2011-05-10 | Micron Technology, Inc. | Methods of forming a field effect transistors, pluralities of field effect transistors, and DRAM circuitry comprising a plurality of individual memory cells |
US9334557B2 (en) | 2007-12-21 | 2016-05-10 | Sapurast Research Llc | Method for sputter targets for electrolyte films |
US8268488B2 (en) | 2007-12-21 | 2012-09-18 | Infinite Power Solutions, Inc. | Thin film electrolyte for thin film batteries |
JP5705549B2 (en) | 2008-01-11 | 2015-04-22 | インフィニット パワー ソリューションズ, インコーポレイテッド | Thin film encapsulation for thin film batteries and other devices |
CN101983469B (en) | 2008-04-02 | 2014-06-04 | 无穷动力解决方案股份有限公司 | Passive over/under voltage control and protection for energy storage devices associated with energy harvesting |
EP2319101B1 (en) | 2008-08-11 | 2015-11-04 | Sapurast Research LLC | Energy device with integral collector surface for electromagnetic energy harvesting and method thereof |
JP5650646B2 (en) | 2008-09-12 | 2015-01-07 | インフィニット パワー ソリューションズ, インコーポレイテッド | Energy device with integral conductive surface for data communication via electromagnetic energy and method for data communication via electromagnetic energy |
US8508193B2 (en) | 2008-10-08 | 2013-08-13 | Infinite Power Solutions, Inc. | Environmentally-powered wireless sensor module |
EP2474056B1 (en) | 2009-09-01 | 2016-05-04 | Sapurast Research LLC | Printed circuit board with integrated thin film battery |
JP2011146507A (en) * | 2010-01-14 | 2011-07-28 | Renesas Electronics Corp | Semiconductor device and method of manufacturing the same |
US20110300432A1 (en) | 2010-06-07 | 2011-12-08 | Snyder Shawn W | Rechargeable, High-Density Electrochemical Device |
JP2013021012A (en) | 2011-07-07 | 2013-01-31 | Renesas Electronics Corp | Semiconductor device manufacturing method |
US9263455B2 (en) | 2013-07-23 | 2016-02-16 | Micron Technology, Inc. | Methods of forming an array of conductive lines and methods of forming an array of recessed access gate lines |
US10456043B2 (en) | 2017-01-12 | 2019-10-29 | Align Technology, Inc. | Compact confocal dental scanning apparatus |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0627328B2 (en) | 1985-07-16 | 1994-04-13 | ソニー株式会社 | High dielectric constant thin film |
US5111355A (en) | 1990-09-13 | 1992-05-05 | National Semiconductor Corp. | High value tantalum oxide capacitor |
US5142438A (en) | 1991-11-15 | 1992-08-25 | Micron Technology, Inc. | Dram cell having a stacked capacitor with a tantalum lower plate, a tantalum oxide dielectric layer, and a silicide buried contact |
US5605565A (en) | 1992-01-23 | 1997-02-25 | Surface Technology, Inc. | Process for attaining metallized articles |
US5308782A (en) | 1992-03-02 | 1994-05-03 | Motorola | Semiconductor memory device and method of formation |
US5185689A (en) | 1992-04-29 | 1993-02-09 | Motorola Inc. | Capacitor having a ruthenate electrode and method of formation |
US5313089A (en) | 1992-05-26 | 1994-05-17 | Motorola, Inc. | Capacitor and a memory cell formed therefrom |
KR960004462B1 (en) | 1992-08-07 | 1996-04-06 | 삼성전자주식회사 | Process for producing memory capacitor in semiconductor device |
US5489548A (en) | 1994-08-01 | 1996-02-06 | Texas Instruments Incorporated | Method of forming high-dielectric-constant material electrodes comprising sidewall spacers |
US5554564A (en) | 1994-08-01 | 1996-09-10 | Texas Instruments Incorporated | Pre-oxidizing high-dielectric-constant material electrodes |
KR0155785B1 (en) | 1994-12-15 | 1998-10-15 | 김광호 | Fin capacitor & its fabrication method |
JP3127348B2 (en) | 1995-02-27 | 2001-01-22 | エルジイ・セミコン・カンパニイ・リミテッド | Manufacturing method of semiconductor device using tungsten film having uneven surface shape |
KR100207444B1 (en) * | 1995-03-14 | 1999-07-15 | 윤종용 | Capacitor fabrication method and its device having high dielectronic layer and electrode |
US5639685A (en) | 1995-10-06 | 1997-06-17 | Micron Technology, Inc. | Semiconductor processing method of providing a conductively doped layer of hemispherical grain polysilicon |
US5926707A (en) | 1995-12-15 | 1999-07-20 | Samsung Electronics Co., Ltd. | Methods for forming integrated circuit memory devices having deep storage electrode contact regions therein for improving refresh characteristics |
KR100195233B1 (en) | 1996-08-21 | 1999-06-15 | 윤종용 | Fabrication process of a semiconductor |
KR100190111B1 (en) | 1996-11-13 | 1999-06-01 | 윤종용 | Fabricating method for capacitor in semiconductor device |
TW357457B (en) * | 1998-02-21 | 1999-05-01 | United Microelectronics Corp | Manufacturing method for DRAM capacitors |
-
1998
- 1998-10-19 KR KR1019980043554A patent/KR100282487B1/en not_active IP Right Cessation
-
1999
- 1999-03-30 JP JP11089896A patent/JP2000124425A/en active Pending
- 1999-10-14 US US09/417,859 patent/US6300215B1/en not_active Expired - Lifetime
-
2001
- 2001-07-11 US US09/903,153 patent/US6433380B2/en not_active Expired - Fee Related
-
2007
- 2007-08-01 JP JP2007201266A patent/JP2007329496A/en not_active Withdrawn
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030207528A1 (en) * | 2002-05-03 | 2003-11-06 | Weimin Li | Method of making a memory cell capacitor with Ta2O5 dielectric |
US20040051132A1 (en) * | 2002-05-03 | 2004-03-18 | Weimin Li | Method of making a memory cell capacitor with Ta2O5 dielectric |
US6818500B2 (en) * | 2002-05-03 | 2004-11-16 | Micron Technology, Inc. | Method of making a memory cell capacitor with Ta2O5 dielectric |
US6833605B2 (en) * | 2002-05-03 | 2004-12-21 | Micron Technology, Inc. | Method of making a memory cell capacitor with Ta2O5 dielectric |
Also Published As
Publication number | Publication date |
---|---|
KR20000026155A (en) | 2000-05-15 |
US6300215B1 (en) | 2001-10-09 |
JP2000124425A (en) | 2000-04-28 |
US6433380B2 (en) | 2002-08-13 |
JP2007329496A (en) | 2007-12-20 |
KR100282487B1 (en) | 2001-02-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6300215B1 (en) | Methods of forming integrated circuit capacitors having composite titanium oxide and tantalum pentoxide dielectric layers therein | |
KR100320332B1 (en) | Semiconductor device and manufacturing method thereof | |
US7446363B2 (en) | Capacitor including a percentage of amorphous dielectric material and a percentage of crystalline dielectric material | |
US6475855B1 (en) | Method of forming integrated circuitry, method of forming a capacitor and method of forming DRAM integrated circuitry | |
US6703306B2 (en) | Methods of fabricating integrated circuit memories including titanium nitride bit lines | |
US20060275991A1 (en) | Method of manufacturing a semiconductor integrated circuit device | |
JP2004530300A (en) | Depressed GATDRAM transistors and methods | |
KR20020067981A (en) | Semiconductor memory device for increasing access speed thereof | |
US20040007727A1 (en) | Semiconductor memory device and fabrication method thereof using damascene bitline process | |
US6057189A (en) | Method of fabricating capacitor utilizing an ion implantation method | |
US5492848A (en) | Stacked capacitor process using silicon nodules | |
US20080251819A1 (en) | Semiconductor device and method of manufacturing the same | |
US6458651B2 (en) | Method of forming a capacitor and an electrical connection thereto | |
US7790613B2 (en) | Semiconductor device and method of manufacturing the same | |
JP4053226B2 (en) | Semiconductor integrated circuit device and manufacturing method thereof | |
US6479364B2 (en) | Method for forming a capacitor for semiconductor devices with diffusion barrier layer on both sides of dielectric layer | |
US7094659B2 (en) | Method of forming deep trench capacitors | |
US6187659B1 (en) | Node process integration technology to improve data retention for logic based embedded dram | |
US6271099B1 (en) | Method for forming a capacitor of a DRAM cell | |
US20010027004A1 (en) | Semiconductor device having capacitor and method of manufacturing the same | |
KR20000047950A (en) | Extended trench for preventing interaction between components of stacked capacitors | |
US7298002B2 (en) | Hemispherical silicon grain capacitor with variable grain size | |
US20040126964A1 (en) | Method for fabricating capacitor in semiconductor device | |
KR20020045550A (en) | Capacitance dielectric film and method of manufacturing the same | |
KR19990070001A (en) | Method for manufacturing a semiconductor device capacitor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20140813 |