US20010046639A1 - Alternate method and structure for improved floating gate tunneling devices using textured surface - Google Patents
Alternate method and structure for improved floating gate tunneling devices using textured surface Download PDFInfo
- Publication number
- US20010046639A1 US20010046639A1 US09/504,405 US50440500A US2001046639A1 US 20010046639 A1 US20010046639 A1 US 20010046639A1 US 50440500 A US50440500 A US 50440500A US 2001046639 A1 US2001046639 A1 US 2001046639A1
- Authority
- US
- United States
- Prior art keywords
- interface
- forming
- microtips
- array
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 54
- 230000005641 tunneling Effects 0.000 title claims abstract description 33
- 238000003877 atomic layer epitaxy Methods 0.000 claims abstract description 20
- 230000015654 memory Effects 0.000 claims description 74
- 239000000758 substrate Substances 0.000 claims description 67
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical group O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 52
- 239000012212 insulator Substances 0.000 claims description 27
- 239000000377 silicon dioxide Substances 0.000 claims description 26
- 210000000746 body region Anatomy 0.000 claims description 21
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 14
- 238000006243 chemical reaction Methods 0.000 claims description 13
- 229920005591 polysilicon Polymers 0.000 claims description 13
- 235000012239 silicon dioxide Nutrition 0.000 claims description 12
- 238000000151 deposition Methods 0.000 claims description 10
- 229910018503 SF6 Inorganic materials 0.000 claims description 9
- WRQGPGZATPOHHX-UHFFFAOYSA-N ethyl 2-oxohexanoate Chemical compound CCCCC(=O)C(=O)OCC WRQGPGZATPOHHX-UHFFFAOYSA-N 0.000 claims description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 5
- 238000005530 etching Methods 0.000 claims description 5
- 229910052710 silicon Inorganic materials 0.000 claims description 5
- 239000010703 silicon Substances 0.000 claims description 5
- 229910045601 alloy Inorganic materials 0.000 claims description 4
- 239000000956 alloy Substances 0.000 claims description 4
- 238000004544 sputter deposition Methods 0.000 claims description 3
- SFZCNBIFKDRMGX-UHFFFAOYSA-N sulfur hexafluoride Chemical compound FS(F)(F)(F)(F)F SFZCNBIFKDRMGX-UHFFFAOYSA-N 0.000 claims description 3
- 229960000909 sulfur hexafluoride Drugs 0.000 claims description 3
- 238000003491 array Methods 0.000 abstract description 7
- 238000005516 engineering process Methods 0.000 abstract description 4
- 239000004065 semiconductor Substances 0.000 description 19
- 229910021419 crystalline silicon Inorganic materials 0.000 description 8
- 239000002019 doping agent Substances 0.000 description 8
- 239000000463 material Substances 0.000 description 8
- 235000012431 wafers Nutrition 0.000 description 8
- 238000004519 manufacturing process Methods 0.000 description 7
- 238000004381 surface treatment Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 4
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 3
- 230000005689 Fowler Nordheim tunneling Effects 0.000 description 3
- 229910020175 SiOH Inorganic materials 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 3
- 239000007858 starting material Substances 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 125000000524 functional group Chemical group 0.000 description 2
- 230000006978 adaptation Effects 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- BBKFSSMUWOMYPI-UHFFFAOYSA-N gold palladium Chemical compound [Pd].[Au] BBKFSSMUWOMYPI-UHFFFAOYSA-N 0.000 description 1
- 238000009499 grossing Methods 0.000 description 1
- 239000002784 hot electron Substances 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- QPJSUIGXIBEQAC-UHFFFAOYSA-N n-(2,4-dichloro-5-propan-2-yloxyphenyl)acetamide Chemical compound CC(C)OC1=CC(NC(C)=O)=C(Cl)C=C1Cl QPJSUIGXIBEQAC-UHFFFAOYSA-N 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 239000002243 precursor Substances 0.000 description 1
- 239000000376 reactant Substances 0.000 description 1
- 239000010421 standard material Substances 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000006557 surface reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28194—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation by deposition, e.g. evaporation, ALD, CVD, sputtering, laser deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
- H01L29/7883—Programmable transistors with only two possible levels of programmation charging by tunnelling of carriers, e.g. Fowler-Nordheim tunnelling
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/964—Roughened surface
Definitions
- the present invention relates generally to semiconductor integrated circuits. More particularly, it pertains to an alternate method and structure for improved floating gate tunneling devices.
- Modem integrated circuit technology relies on transistors to formulate vast arrays of functional circuits.
- the complexity of these circuits requires the use of an ever increasing number of linked transistors.
- the surface area that can be dedicated to a single transistor dwindles.
- Low voltages are desired for low power, portable, battery operated circuits and systems.
- Non volatile floating gate tunneling oxide (FLOTOX) devices e.g. FLOTOX transistors
- FLOTOX transistors offer the prospect of very high density structures. Flash memories are one form of FLOTOX devices and electronically erasable and programmable read only memories (EEPROMs) are another. Due to their high density nature, memories formed with FLOTOX transistors have the potential of replacing hard storage disk drives in computer systems. The advantages to this substitution would be in replacing a complex and delicate mechanical system with a rugged and easily portable small solid-state non-volatile memory system. There is also the possibility that given more speed of operation, particularly in the erase operation, that FLOTOX transistors might be used to replace dynamic random access memories (DRAMs). Thus, FLOTOX transistors might eventually have the ability to fill all memory needs in future computer systems.
- DRAMs dynamic random access memories
- FLOTOX transistors can be electronically programmed, erased, and reprogrammed.
- FLOTOX transistors a floating gate is electrically isolated and any charge stored on the floating gate is trapped. Storing sufficient charge on the floating gate will create an inversion channel between source and drain of the transistor. Thus, the presence or absence of charge on the floating gate represents two distinct data states.
- FLOTOX transistors are selectively programmed, or “written to,” by hot electron injection which places a charge on a floating gate during a write
- the FLOTOX transistors are selectively erased by Fowler -Nordheim tunneling which removes the a charge from the floating gate.
- a high programming voltage is placed on a control gate. This forces an inversion region to form in the p-type substrate.
- the drain voltage is increased to approximately half the control gate voltage while the source is grounded, increasing the voltage drop between the drain and source. In the presence of the inversion region, the current between the drain and source increases.
- the resulting high electron flow from source to drain increases the kinetic energy of the electrons. This causes the electrons to gain enough energy to overcome the outside barrier and collect on the floating gate.
- V T transistor's threshold voltage
- Sense amplifiers detect and amplify the transistor current, and output a 0 for a written transistor.
- the floating gate can be unprogrammed, or “erased,” by grounding the control gate and raising the source voltage to a sufficiently high positive voltage to transfer electrons out of the floating gate to the source terminal of the transistor by tunneling through the insulating gate oxide. After the erase is completed, the lack of charge on the floating gate lowers the cell's V T below the wordline logic 1 voltage. Thus when an erased cell's wordline is brought to a logic 1 during a read, the transistor will turn on and conduct more current than a written cell.
- Some flash devices use Fowler-Nordheim tunneling for write as well as erase.
- Fowler-Nordheim tunneling requires high voltages, is relatively slow, and introduces erratic over erase and other reliability problems due to the very high erase voltages used.
- These very high erase voltages are a fundamental problem arising from the high electron affinity of bulk silicon or large grain polysilicon particles used as the floating gate.
- the high electron affinity creates a very high tunneling barrier and, even with high negative voltages applied to the gate, a large tunneling distance.
- the high tunneling barrier and large tunneling distance equate to a very low tunneling probability for electrons attempting to leave the floating gate. This results in long write times since the net flux of electrons leaving the floating gate is low or the tunneling current discharging from the floating gate is low.
- One method for FLOTOX transistors to overcome the high erase voltages and attain DRAM level operation voltages is through the use of textured or micro-roughened surfaces.
- Efforts have demonstrated that producing a textured surface at the substrate/tunnel oxide (Si/Si 0 2 ) interface increases the electric fields between the floating gate and the substrate. The higher electric field in turn produces higher tunneling currents at lower voltages.
- Previous work has achieved a textured surface formed as a dense array of microtips (i.e. 10 8 /cm 2 ). The textured surfaces result in higher tunneling currents at lower voltages.
- these techniques require oxidation to form the insulating gate oxide after the texturing has been completed. This process is self defeating in that it tends to smooth the surface and remove the textured features.
- an illustrative embodiment of the present invention includes a non volatile memory cell structure.
- the non volatile memory cell structure includes a substrate with a textured surface.
- the textured surface includes an array of microtips with each microtip having a top surface.
- the microtips in the array have an average density of 10 12 /cm 2 .
- a tunnel oxide layer is adjacent to the textured substrate.
- the tunnel oxide layer is deposited using binary reaction sequence chemistry.
- a first gate is formed on the tunnel oxide layer.
- An insulator layer formed on the first gate.
- the structure further includes a second gate formed on the insulator layer.
- a non volatile memory cell structure in another embodiment, includes a first interface which has spaced source and drain regions and a body region located between the source and drain on a first portion of the interface.
- the first interface has a silicon (Si) layer adjacent to a silicon dioxide (SiO 2 ) layer.
- the silicon dioxide (SiO 2 ) layer has a thickness between 15 and 100 Angstroms ( ⁇ ).
- the silicon dioxide (SiO 2 ) layer is deposited using binary reaction sequence chemistry.
- a second interface is adjacent to the first interface.
- a third interface is adjacent to the second interface.
- a fourth interface is adjacent to the third interface.
- a memory array of non volatile memory cell structures includes a number of floating gate tunneling oxide (FLOTOX) transistors.
- FLOTOX floating gate tunneling oxide
- Each FLOTOX transistor further includes a substrate that has a first source/drain region, a second source/drain region, and a body region.
- the substrate has a textured surface which comprises an array of microtips.
- Each microtip has a top surface.
- the microtips in the array of microtips have an average density of 10 12 /cm 2 .
- a tunnel oxide layer is formed on the substrate.
- the tunnel oxide layer is deposited using atomic layer epitaxy (ALE).
- a first conductive layer is formed on the tunnel dielectric.
- An insulator layer is formed on the first conductive layer.
- the memory array further includes a number of wordlines. Each wordline couples the second conductive layer for a number of FLOTOX transistors. A number of bitlines are included such that each bitline couples the second source/drain region for a number of FLOTOX transistors. A number of sense amplifiers are included. The number of sense amplifiers couple to a select number of the number of bitlines. Also, a number of sourcelines are provided. Each sourceline couples a first source/drain region for a number of FLOTOX transistors.
- the information handling system includes a memory array and a central processing unit (CPU) coupled together by a system bus.
- the memory array includes the memory array of non volatile memory cell structures described above.
- a method for fabricating a non volatile memory cell structure includes forming a textured surface on a substrate. Forming the textured surface includes forming an array of microtips so that each microtip has a top surface. Forming the array of microtips includes forming the microtips in the array of microtips to have an average density of 10 12 /cm 2 .
- a tunnel oxide layer is formed on the textured surface. Forming the tunnel oxide layer comprises depositing the tunnel oxide layer on the substrate by using atomic layer epitaxy (ALE). A first gate is formed on the tunnel oxide layer. An insulator layer is formed on the first gate. The method further includes forming a second gate on the insulator layer.
- a method for fabricating a non volatile memory cell structure includes forming a first interface which has spaced source and drain regions and a body region located between the source and drain regions on a first portion of the first interface.
- a self-structured mask is formed on the first portion of the first interface.
- the first portion of the first interface is etched to form a micro-roughened surface.
- the self-structured mask is removed.
- a tunnel oxide layer is deposited on the first portion of the first interface using atomic layer epitaxy (ALE).
- ALE atomic layer epitaxy
- the method further includes forming a second interface adjacent to the first interface.
- a third interface is formed adjacent to the second interface.
- a fourth interface is formed adjacent to the third interface.
- an improved structure and method for textured surfaces and insulating gate oxides in floating gate tunneling oxide (FLOTOX) devices are provided.
- the present invention capitalizes on using “self-structured masks” and a controlled etch to form nanometer scale microtip arrays in the textured surfaces.
- the microtips in the array of microtips have a more uniform size and shape and higher density ( ⁇ 10 12 /cm 2 ) at the substrate/tunnel oxide (Si/SiO 2 ) interface than employed in the present FLOTOX technology. This higher density is four orders of magnitude greater than that which had been previously achieved.
- the new method and structure avoid smoothing the microtips arrays during the formation of the insulating gate oxide.
- the new method and structure produce significantly larger tunneling currents for a given voltage than attained in prior FLOTOX transistors.
- the new method and structure are advantageously suited for the much higher density, non volatile FLOTOX transistors used in flash memories and in electronically eraseable and programmable read only memories (EEPROMs). These FLOTOX transistors are candidates for replacing the low power operation transistors found in DRAMs.
- FIG. 1A is a cross-sectional view illustrating a non volatile floating gate tunneling oxide (FLOTOX) transistor according to the teachings of the present invention.
- FLOTOX non volatile floating gate tunneling oxide
- FIG. 1B is a cross-sectional view illustrating in greater detail an embodiment of an interface region for the FLOTOX transistor shown in FIG. 1A.
- FIG. 2 is a block diagram illustrating an embodiment of a memory array according to the teachings of the present invention.
- FIG. 3 is a block diagram illustrating an information handling system according to an embodiment of the present invention.
- FIGS. 4 A- 4 D illustrate an embodiment of a process of fabrication for a non volatile floating gate tunneling oxide (FLOTOX) transistor according to the teachings of the present invention.
- FLOTOX non volatile floating gate tunneling oxide
- FIG. 5 is a graph illustrating the temperature dependence of anisotropy in a reactive ion etch (RIE) using a sulfur hexafluoride (SF 6 ) gas.
- RIE reactive ion etch
- SF 6 sulfur hexafluoride
- wafer and substrate used in the following description include any structure having an exposed surface with which to form the integrated circuit (IC) structure of the invention.
- substrate is understood to include semiconductor wafers.
- substrate is also used to refer to semiconductor structures during processing, and may include other layers that have been fabricated thereupon. Both wafer and substrate include doped and undoped semiconductors, epitaxial semiconductor layers supported by a base semiconductor or insulator, as well as other semiconductor structures well known to one skilled in the art.
- conductor is understood to include semiconductors, and the term insulator is defined to include any material that is less electrically conductive than the materials referred to as conductors.
- the term “horizontal” as used in this application is defined as a plane parallel to the conventional plane or surface of a wafer or substrate, regardless of the orientation of the wafer or substrate.
- the term “vertical” refers to a direction perpendicular to the horizonal as defined above. Prepositions, such as “on”, “upper,” “side” (as in “sidewall”), “higher,” “lower,” “over” and “under” are defined with respect to the conventional plane or surface being on the top surface of the wafer or substrate, regardless of the orientation of the wafer or substrate.
- n+ refers to semiconductor material that is heavily doped n-type semiconductor material, e.g., monocrystalline silicon or polycrystalline silicon.
- p+ refers to semiconductor material that is heavily doped p-type semiconductor material.
- n- and p- refer to lightly doped n and p-type semiconductor materials, respectively.
- FIG. 1A is a cross-sectional view illustrating a non volatile floating gate tunneling oxide (FLOTOX) transistor 50 according to the teachings of the present invention.
- the FLOTOX transistor 50 is a non volatile memory cell structure which has a floating gate 104 that can be electrically programmed, erased, and reprogrammed. Flash memory is one form of non volatile memory which implements floating gates. Electronically erasable and programmable read only memories (EEPROMs) are another form. Both types are recognized by those of ordinary skill in the art.
- FIG. 1A illustrates that FLOTOX transistor 50 includes a body region 101 as part of a substrate 100 .
- Substrate 100 includes bulk semiconductor starting material, semiconductor-on-insulator (SOI) starting material, or SOI material that is formed from a bulk semiconductor starting material during processing.
- the body region 101 is single crystalline silicon (Si) which has been doped with a p-type dopant to form an p-type body region.
- the body region 101 is single crystalline silicon (Si) which has been doped with an n-type dopant to form an n-type body region.
- the FLOTOX transistor 50 includes a first source/drain region 120 and a second source/drain region 122 which are formed in the body region 101 portion of the substrate 100 .
- the first and second source/drain regions, 120 and 122 are formed of single crystalline silicon (Si) that has been doped with an n-type dopant to form n+ first and second source/drain regions, 120 and 122 .
- the first and second source/drain regions, 120 and 122 are formed of single crystalline silicon (Si) which has been doped with p-type dopant to form a p+ first and second source/drain regions, 120 and 122 .
- a channel region 124 is located in the body region 101 of the substrate 100 between the first and second source/drain regions, 120 and 122 .
- the FLOTOX transistor 50 includes electrical contacts 103 which couple to the first and second source/drain regions, 120 and 122 .
- Field oxide regions 105 define the boundary of the FLOTOX transistor 50 and serve to electrically isolate the FLOTOX transistor 50 from neighboring devices.
- the FLOTOX transistor further includes a tunnel oxide layer 102 located on the substrate surface 150 .
- the tunnel oxide layer 102 constitutes a first dielectric layer.
- the tunnel oxide layer is silicon dioxide (SiO 2 ) and covers the channel region 124 as well as portions of the first and second source/drain regions, 120 and 122 respectively.
- the location of the tunnel oxide layer 102 on the substrate surface 150 constitutes a first interface.
- a first gate 104 is located on the tunnel oxide layer 102 .
- the first gate 104 is a first conductive layer and serves as the floating gate 104 .
- the first gate 104 is a polysilicon layer.
- the first gate 104 forms a second interface in combination with the tunnel oxide layer 102 .
- An insulator layer 106 is positioned on top of the first gate 104 .
- the insulator layer 106 constitutes a second dielectric layer.
- the insulator layer 106 is a silicon dioxide (SiO 2 ) layer.
- the insulator layer 106 forms a third interface in combination with the first gate 104 .
- a second gate 108 is further included in the FLOTOX transistor.
- the second gate 108 is a second conductive layer 108 , which serves as a control gate 108 .
- the second gate 108 is located on the insulator layer 106
- the union between the second gate 108 and the insulator layer 106 forms a fourth interface.
- the second gate 108 is a polysilicon layer.
- FIG. 1B is a cross-sectional view illustrating in greater detail an embodiment of an interface region 130 for the FLOTOX transistor shown in FIG. 1 A.
- the interface region 130 depicted in FIG. 1B provides a sample representation of any region between the layered structure of the first gate 104 , the tunnel oxide layer 102 and the substrate surface 150 .
- FIG. 1B illustrates that the substrate surface 150 is textured.
- the substrate surface 150 includes an array of microtips 110 .
- the array of microtips 110 consists of a multitude of asperities to the substrate surface 150 .
- Each microtip has a top surface 112 .
- the microtips in array of microtips 110 have an average density of approximately 10 12 microtips per square centimeter (10 12 /cm 2 ) of substrate 100 .
- the microtips have an average height 114 of approximately 7 nanometers (nm).
- the top surfaces 112 of the microtips have an average diameter 116 of approximately 0.5 nm, and a center to center spacing 118 of the microtips which averages approximately 20 nm.
- FIG. 1B illustrates illustration of the interface region 130 further illustrates the tunnel oxide layer 102 covering the array of microtips 110 .
- the tunnel oxide layer 102 on the array of microtips 110 provides a first interface.
- FIG. 1B further illustrates the first gate 104 located on the tunnel oxide layer 102 .
- the junction between the first gate 104 and the tunnel oxide layer 102 provides a second interface.
- FIG. 2 is a block diagram illustrating an embodiment of a memory array 201 according to the teachings of the present invention.
- the memory array 201 is comprised of an array of non volatile memory cell structures 230 which includes a number of individual FLOTOX transistors 200 .
- Each FLOTOX transistor 200 includes the non volatile memory cell structure described above in conjunction with FIGS. 1A and 1B.
- the memory array 230 includes a number of wordlines, a number of bitlines, and a number of sourcelines. In one embodiment, there are N rows wordlines WL O , WL 1 . . . WL N ⁇ 1 , WL N .
- Each of the N rows of wordlines couples the second conductive layer, or control gate, for a number of FLOTOX transistors 200 in the row.
- array 230 has M columns of bitlines BL 0 , BL 1 . . . BL m ⁇ 1 , BL M .
- Each of the M columns of bitlines couples the second source/drain region for a number of FLOTOX transistor 200 in the column.
- This embodiment further includes X columns of sourcelines SL O , SL 1 , . . . SL x ⁇ 1 , SL x.
- Each of the X sourcelines couples the first source/drain region for a number of FLOTOX transistors 200 in the column. It should be noted the numbers represented by the variable X, M, and N may be the same or different.
- the N rows wordlines WL 0 , WL 1 . . . WL N ⁇ 1 , WL N are coupled to wordline drivers 210 and communicate with the control gates to selectively read, program, erase, or reprogram the FLOTOX transistors 200 .
- the M columns of bitlines are coupled to a number of sense amplifiers 203 and serve to transport bits of data information to and from the number of FLOTOX transistors 200 of the memory array 201 .
- a number of bitline drivers 205 are coupled to the number of sense amplifiers 203 .
- SL x ⁇ 1 , SL x are used to couple a power supply 220 (V DD ) to the number of FLOTOX transistors 200 in the memory array 201 .
- V DD power supply 220
- the read, program and unprogram operations for a non volatile memory cell, of which flash memory is one form and EEPROMS are another, are well known by those of ordinary skill in the art. The actual steps in such processes do not form part of the present invention and thus are not recited in detail here.
- FIG. 3 is a block diagram illustrating an information handling system 300 according to an embodiment of the present invention.
- FIG. 3 illustrates that information handling system includes a memory 330 .
- the memory includes the memory array provided and described above in connection with FIG. 2.
- the information handling system 300 further includes a central processing unit (CPU) 304 .
- the CPU couples to the memory 330 via a system bus 310 .
- CPUs 304 and system buses 310 are well known to those of ordinary skill in the art. These CPUs 304 and system buses 310 art commercially available in many suitable forms for implementation with the present invention. Those skilled in the art will recognize and be able to employ such suitable devices with the present invention. As such, a detailed of these CPUs 304 and system buses 310 is not provided here.
- FIGS. 4 A- 4 D illustrate an embodiment of a process of fabrication for a non volatile floating gate tunneling oxide (FLOTOX) transistor according to the teachings of the present invention.
- the standard FLOTOX transistor includes a source, a drain, and a body region all formed within a substrate. The body region separates the source and drain regions. These regions are covered by a tunnel dielectric.
- a floating gate is located on the tunnel dielectric. Further, a control gate is located on the floating gate. A second dielectric layer is interposed between and separates the control gate and the floating gate.
- Standard FLOTOX transistor formation, of this sort, is generally known by those of ordinary skill in the art. Therefore, for succinctness, FIGS.
- 4 A- 4 D illustrate only the manner in which the substrate surface underneath, and then the tunnel oxide layer thereupon are structured without specific details as to how this region is mask defined or how other portions of the wafer are protected using standard materials and methods.
- the description relates to the substrate surface and the tunnel oxide layer structure in the body region as well as for portions of the first and second source/drain regions of the FLOTOX transistor.
- FIG. 4A illustrates the structure after the following series of processing steps.
- the substrate surface 450 is cleaned using a wet etch of hydrofluoric acid (HF).
- the substrate 400 is single crystalline silicon (Si) which has been doped with p-type dopant to form an p-type body region.
- the substrate 400 is single crystalline silicon (Si) which has been doped with a n-type dopant to form a n-type body region.
- the substrate 400 is single crystalline silicon (Si) which has been doped with an n-type dopant to form an n+ source/drain region.
- the substrate 400 is single crystalline silicon (Si) which has been doped with p-type dopant to form an p+ source/drain region.
- a surface treatment 401 is applied to the surface 450 of the substrate 400 .
- the surface treatment 401 is a gold-palladium (AuPd) alloy which consist of a 6:4 combination ratio respectively.
- AuPd gold-palladium
- other suitable surface treatments 401 can be used.
- the AuPd surface treatment 401 is applied to the surface 450 of the substrate 400 by any suitable process such as, for example, by sputtering.
- the AuPd alloy is sputtered onto the surface using conventional techniques known by those of ordinary skill in the field of semiconductor fabrication.
- the AuPd alloy is sputtered on the substrate surface 450 to a thickness of approximately 0.4 nanometers (nm).
- the sputtering process results in a surface treatment 401 of AuPd islands with diameters of approximately 2 nm on 20 nm centers creating a self structured mask.
- FIG. 4B illustrates the structure following the next series of processing steps.
- the substrate 400 is dry etched using reactive ion etching (RIE).
- RIE reactive ion etching
- the dry etch is performed using a sulfur hexafluoride (SF 6 ) gas.
- SF 6 sulfur hexafluoride
- other compatible etching techniques can be utilized.
- the dry etch is performed in an rf cathode-coupled, parallel plate plasma etcher with temperature controlling electrodes which regulate the temperature of the substrate 400 .
- Such systems can maintain the substrate 400 temperature range from ⁇ 150 to +200 degrees Celsius (C). In one exemplary embodiment, the substrate temperature is maintained at ⁇ 80 degrees Celsius.
- the rf power density in the RIE process is 0.2 Watts per cubic centimeter (W/cm 3 ) and the SF 6 gas pressure is kept at 8.6 Pascals (Pa). This process yields an etch rate of 400 nanometers per minute (nm/min).
- the substrate is etched for 1 second.
- the etch under these conditions produces an array of microtips 410 .
- the microtips in the array of microtips 410 have an average height of 7 nm, a top surface diameter of 0.5 nm with a density of 10 12 microtips per square centimeter (10 12 /cm 2 ).
- the power density and/or SF 6 gas pressure can be reduced to allow for longer etch times.
- FIG. 5 shows the anisotropic temperature dependence of SF 6 in a RIE under the conditions of the exemplary embodiment described above.
- FIG. 4C illustrates the structure after the next sequence of processing steps.
- the surface treatment 401 is removed using any suitable, conventional stripping technique. Such stripping techniques are well know by those practiced in the art of semiconductor fabrication.
- an oxide layer 402 is formed across the array of microtips 410 .
- the oxide layer 402 forms a first interface in combination with the array of microtips 410 .
- the array of microtips constitutes a first portion of the first interface.
- the oxide layer 402 is a SiO 2 layer 402 formed using atomic layer epitaxy (ALE).
- ALE atomic layer epitaxy
- atomic layer growth of Silicon dioxide (Si 0 2 ) films is achieved by using binary reaction sequence chemistry.
- a binary reaction sequence for the deposition of Si 0 2 is:
- each half-reaction involves the reaction between a gas phase precursor and a surface functional group, e.g. SiOH* or SiCl*. Surface reaction continues until the initial surface functional groups are replaced by new ones. Once a half-reaction has reached completion, additional reactant exposure should produce no additional growth. In one embodiment the reaction is conducted in a temperature of ⁇ 600 degrees Kelvin (K). Under these conditions, a growth rate for the Si 0 2 layer 402 is observed to be 1.1 ⁇ per AB cycle. In one embodiment, the oxide layer 402 is deposited to a thickness between 15 and 100 ⁇ .
- K degrees Kelvin
- the oxide layer 402 serves as the tunnel oxide layer 402 for the FLOTOX transistor.
- the tunnel oxide layer 402 is deposited to the appropriate thickness for the type of FLOTOX transistor desired.
- the oxide layer 402 will typically have a thickness of less than 150 Angstroms ( ⁇ ).
- the FLOTOX is of the electronically erasable and programmable read only memory (EEPROM) type the oxide layer 402 will typically have a thickness of 150 ⁇ or greater.
- EEPROM electronically erasable and programmable read only memory
- FIG. 4D illustrates the structure following the next sequence of processing steps.
- a first conductive layer 404 is formed on the oxide layer 402 .
- the first conductive layer 404 is a first gate and serves as the floating gate in a FLOTOX transistor.
- the first conductive layer is formed using any suitable method such as, for example, chemical vapor deposition (CVD).
- CVD chemical vapor deposition
- the first conductive layer 404 is polysilicon and forms a second interface in conjunction with the oxide layer 402 .
- the structure is now as appears in FIG. 4D.
- a second dielectric layer is formed on the floating gate and a second conductive layer, e.g., control gate, is formed on the second dielectric layer according to such conventional methods.
- the second dielectric layer and the control gate form a third and fourth interface, respectively, in the FLOTOX transistor.
- Contact holes and wiring for wordlines, bitlines, and sourcelines are achieved through conventional processing steps.
- a method and structure for textured surfaces and an improved floating gate oxide layer in floating gate tunneling oxide (FLOTOX) transistors are provided.
- the present invention capitalizes on using “self-structured masks” and a controlled etch to form nanometer scale microtip arrays in the textured surfaces.
- the present invention also employs atomic layer epitaxy (ALE) to create an a very conformal tunnel oxide layer which complements the nanometer scale microtip arrays.
- ALE atomic layer epitaxy
- the resulting structure provides a higher tunneling current than currently exists in FLOTOX technology.
- the improved tunneling currents at low voltages can make these FLOTOX devices suitable for replacing DRAMS.
Abstract
A method and structure for textured surfaces in non volatile floating gate tunneling oxide (FLOTOX) devices, e.g. FLOTOX transistors, are provided. The present invention capitalizes on using “self-structured masks” and a controlled etch to form nanometer scale microtip arrays to form the textured surfaces. The present invention further employs atomic layer epitaxy (ALE) to create a very conformal tunnel oxide layer which complements the nanometer scale microtip arrays. The resulting structure provides a higher tunneling current than currently exists in FLOTOX technology. The improved tunneling currents at low voltages can make these FLOTOX devices suitable for replacing DRAMS.
Description
- The present invention relates generally to semiconductor integrated circuits. More particularly, it pertains to an alternate method and structure for improved floating gate tunneling devices.
- Modem integrated circuit technology relies on transistors to formulate vast arrays of functional circuits. The complexity of these circuits requires the use of an ever increasing number of linked transistors. As the number of transistors required increases, the surface area that can be dedicated to a single transistor dwindles. Today, also, low voltages are desired for low power, portable, battery operated circuits and systems. Thus, it is desirable to construct integrated circuit components which can operate at low voltage levels and accommodate higher density arrangement on the surface of the silicon chip.
- Non volatile floating gate tunneling oxide (FLOTOX) devices, e.g. FLOTOX transistors, offer the prospect of very high density structures. Flash memories are one form of FLOTOX devices and electronically erasable and programmable read only memories (EEPROMs) are another. Due to their high density nature, memories formed with FLOTOX transistors have the potential of replacing hard storage disk drives in computer systems. The advantages to this substitution would be in replacing a complex and delicate mechanical system with a rugged and easily portable small solid-state non-volatile memory system. There is also the possibility that given more speed of operation, particularly in the erase operation, that FLOTOX transistors might be used to replace dynamic random access memories (DRAMs). Thus, FLOTOX transistors might eventually have the ability to fill all memory needs in future computer systems.
- In operation, FLOTOX transistors can be electronically programmed, erased, and reprogrammed. In FLOTOX transistors a floating gate is electrically isolated and any charge stored on the floating gate is trapped. Storing sufficient charge on the floating gate will create an inversion channel between source and drain of the transistor. Thus, the presence or absence of charge on the floating gate represents two distinct data states.
- Typically, FLOTOX transistors are selectively programmed, or “written to,” by hot electron injection which places a charge on a floating gate during a write The FLOTOX transistors are selectively erased by Fowler -Nordheim tunneling which removes the a charge from the floating gate. During a write, a high programming voltage is placed on a control gate. This forces an inversion region to form in the p-type substrate. The drain voltage is increased to approximately half the control gate voltage while the source is grounded, increasing the voltage drop between the drain and source. In the presence of the inversion region, the current between the drain and source increases. The resulting high electron flow from source to drain increases the kinetic energy of the electrons. This causes the electrons to gain enough energy to overcome the outside barrier and collect on the floating gate.
- After the write is completed, the negative charge on the floating gate raises the transistor's threshold voltage (VT) above the
wordline logic 1 voltage. When a written transistor's wordline is brought to alogic 1 during a read, the transistors will not turn on. Sense amplifiers detect and amplify the transistor current, and output a 0 for a written transistor. - The floating gate can be unprogrammed, or “erased,” by grounding the control gate and raising the source voltage to a sufficiently high positive voltage to transfer electrons out of the floating gate to the source terminal of the transistor by tunneling through the insulating gate oxide. After the erase is completed, the lack of charge on the floating gate lowers the cell's VT below the
wordline logic 1 voltage. Thus when an erased cell's wordline is brought to alogic 1 during a read, the transistor will turn on and conduct more current than a written cell. Some flash devices use Fowler-Nordheim tunneling for write as well as erase. - One of the present hurdles to FLOTOX transistors replacing DRAMs concerns the Fowler-Nordheim (FN) erase operation. Fowler-Nordheim tunneling requires high voltages, is relatively slow, and introduces erratic over erase and other reliability problems due to the very high erase voltages used. These very high erase voltages are a fundamental problem arising from the high electron affinity of bulk silicon or large grain polysilicon particles used as the floating gate. The high electron affinity creates a very high tunneling barrier and, even with high negative voltages applied to the gate, a large tunneling distance. The high tunneling barrier and large tunneling distance equate to a very low tunneling probability for electrons attempting to leave the floating gate. This results in long write times since the net flux of electrons leaving the floating gate is low or the tunneling current discharging from the floating gate is low.
- One method for FLOTOX transistors to overcome the high erase voltages and attain DRAM level operation voltages is through the use of textured or micro-roughened surfaces. Efforts have demonstrated that producing a textured surface at the substrate/tunnel oxide (Si/Si0 2) interface increases the electric fields between the floating gate and the substrate. The higher electric field in turn produces higher tunneling currents at lower voltages. Previous work has achieved a textured surface formed as a dense array of microtips (i.e. 108 /cm2). The textured surfaces result in higher tunneling currents at lower voltages. However, these techniques require oxidation to form the insulating gate oxide after the texturing has been completed. This process is self defeating in that it tends to smooth the surface and remove the textured features.
- Thus, what is needed is an improved method and structure for producing FLOTOX transistors which have high tunneling currents at low voltages. It is further desirable to attain these results with a device which satisfies the industry wide demand for high density devices.
- For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, it is desirable to develop an improved method and structure for FLOTOX transistors.
- The above mentioned problems with non volatile FLOTOX transistors and other problems are addressed by the present invention and will be understood by reading and studying the following specification. A method and structure are provided which create an improved textured surface and improved insulating gate oxide in order to increase low voltage tunneling currents in FLOTOX transistors.
- In particular, an illustrative embodiment of the present invention includes a non volatile memory cell structure. The non volatile memory cell structure includes a substrate with a textured surface. The textured surface includes an array of microtips with each microtip having a top surface. The microtips in the array have an average density of 1012/cm2. A tunnel oxide layer is adjacent to the textured substrate. The tunnel oxide layer is deposited using binary reaction sequence chemistry. A first gate is formed on the tunnel oxide layer. An insulator layer formed on the first gate. The structure further includes a second gate formed on the insulator layer.
- In another embodiment, a non volatile memory cell structure is provided. The structure includes a first interface which has spaced source and drain regions and a body region located between the source and drain on a first portion of the interface. The first interface has a silicon (Si) layer adjacent to a silicon dioxide (SiO2) layer. The silicon dioxide (SiO2) layer has a thickness between 15 and 100 Angstroms (Å). The silicon dioxide (SiO2) layer is deposited using binary reaction sequence chemistry. A second interface is adjacent to the first interface. A third interface is adjacent to the second interface. And, a fourth interface is adjacent to the third interface.
- In another embodiment, a memory array of non volatile memory cell structures is provided. The memory array includes a number of floating gate tunneling oxide (FLOTOX) transistors. Each FLOTOX transistor further includes a substrate that has a first source/drain region, a second source/drain region, and a body region. The substrate has a textured surface which comprises an array of microtips. Each microtip has a top surface. The microtips in the array of microtips have an average density of 1012/cm2. A tunnel oxide layer is formed on the substrate. The tunnel oxide layer is deposited using atomic layer epitaxy (ALE). A first conductive layer is formed on the tunnel dielectric. An insulator layer is formed on the first conductive layer. And, a second conductive layer is formed on the insulator layer. The memory array further includes a number of wordlines. Each wordline couples the second conductive layer for a number of FLOTOX transistors. A number of bitlines are included such that each bitline couples the second source/drain region for a number of FLOTOX transistors. A number of sense amplifiers are included. The number of sense amplifiers couple to a select number of the number of bitlines. Also, a number of sourcelines are provided. Each sourceline couples a first source/drain region for a number of FLOTOX transistors.
- Another embodiment of the present invention includes an information handling system. The information handling system includes a memory array and a central processing unit (CPU) coupled together by a system bus. The memory array includes the memory array of non volatile memory cell structures described above.
- In another embodiment of the present invention, a method for fabricating a non volatile memory cell structure is provided. The method includes forming a textured surface on a substrate. Forming the textured surface includes forming an array of microtips so that each microtip has a top surface. Forming the array of microtips includes forming the microtips in the array of microtips to have an average density of 1012/cm2. A tunnel oxide layer is formed on the textured surface. Forming the tunnel oxide layer comprises depositing the tunnel oxide layer on the substrate by using atomic layer epitaxy (ALE). A first gate is formed on the tunnel oxide layer. An insulator layer is formed on the first gate. The method further includes forming a second gate on the insulator layer.
- According to another embodiment of the present invention, a method for fabricating a non volatile memory cell structure is provided. The method includes forming a first interface which has spaced source and drain regions and a body region located between the source and drain regions on a first portion of the first interface. To form the first interface, a self-structured mask is formed on the first portion of the first interface. The first portion of the first interface is etched to form a micro-roughened surface. The self-structured mask is removed. A tunnel oxide layer is deposited on the first portion of the first interface using atomic layer epitaxy (ALE). The method further includes forming a second interface adjacent to the first interface. A third interface is formed adjacent to the second interface. A fourth interface is formed adjacent to the third interface.
- Thus, an improved structure and method for textured surfaces and insulating gate oxides in floating gate tunneling oxide (FLOTOX) devices are provided. The present invention capitalizes on using “self-structured masks” and a controlled etch to form nanometer scale microtip arrays in the textured surfaces. The microtips in the array of microtips have a more uniform size and shape and higher density (˜1012/cm2) at the substrate/tunnel oxide (Si/SiO2) interface than employed in the present FLOTOX technology. This higher density is four orders of magnitude greater than that which had been previously achieved. The new method and structure avoid smoothing the microtips arrays during the formation of the insulating gate oxide. In result, the new method and structure produce significantly larger tunneling currents for a given voltage than attained in prior FLOTOX transistors. The new method and structure are advantageously suited for the much higher density, non volatile FLOTOX transistors used in flash memories and in electronically eraseable and programmable read only memories (EEPROMs). These FLOTOX transistors are candidates for replacing the low power operation transistors found in DRAMs.
- These and other embodiments, aspects, advantages, and features of the present invention will be set forth in part in the description which follows, and in part will become apparent to those skilled in the art by reference to the following description of the invention and referenced drawings or by practice of the invention. The aspects, advantages, and features of the invention are realized and attained by means of the instrumentalities, procedures, and combinations particularly pointed out in the appended claims.
- FIG. 1A is a cross-sectional view illustrating a non volatile floating gate tunneling oxide (FLOTOX) transistor according to the teachings of the present invention.
- FIG. 1B is a cross-sectional view illustrating in greater detail an embodiment of an interface region for the FLOTOX transistor shown in FIG. 1A.
- FIG. 2 is a block diagram illustrating an embodiment of a memory array according to the teachings of the present invention.
- FIG. 3 is a block diagram illustrating an information handling system according to an embodiment of the present invention.
- FIGS.4A-4D illustrate an embodiment of a process of fabrication for a non volatile floating gate tunneling oxide (FLOTOX) transistor according to the teachings of the present invention.
- FIG. 5 is a graph illustrating the temperature dependence of anisotropy in a reactive ion etch (RIE) using a sulfur hexafluoride (SF6) gas.
- In the following detailed description of the invention, reference is made to the accompanying drawings which form a part hereof, and in which is shown, by way of illustration, specific embodiments in which the invention may be practiced. In the drawings, like numerals describe substantially similar components throughout the several views. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention.
- The terms wafer and substrate used in the following description include any structure having an exposed surface with which to form the integrated circuit (IC) structure of the invention. The term substrate is understood to include semiconductor wafers. The term substrate is also used to refer to semiconductor structures during processing, and may include other layers that have been fabricated thereupon. Both wafer and substrate include doped and undoped semiconductors, epitaxial semiconductor layers supported by a base semiconductor or insulator, as well as other semiconductor structures well known to one skilled in the art. The term conductor is understood to include semiconductors, and the term insulator is defined to include any material that is less electrically conductive than the materials referred to as conductors. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims, along with the full scope of equivalents to which such claims are entitled.
- The term “horizontal” as used in this application is defined as a plane parallel to the conventional plane or surface of a wafer or substrate, regardless of the orientation of the wafer or substrate. The term “vertical” refers to a direction perpendicular to the horizonal as defined above. Prepositions, such as “on”, “upper,” “side” (as in “sidewall”), “higher,” “lower,” “over” and “under” are defined with respect to the conventional plane or surface being on the top surface of the wafer or substrate, regardless of the orientation of the wafer or substrate.
- Throughout this specification the designation “n+” refers to semiconductor material that is heavily doped n-type semiconductor material, e.g., monocrystalline silicon or polycrystalline silicon. Similarly, the designation “p+” refers to semiconductor material that is heavily doped p-type semiconductor material. The designations “n-” and “p-” refer to lightly doped n and p-type semiconductor materials, respectively.
- FIG. 1A is a cross-sectional view illustrating a non volatile floating gate tunneling oxide (FLOTOX)
transistor 50 according to the teachings of the present invention. TheFLOTOX transistor 50 is a non volatile memory cell structure which has a floatinggate 104 that can be electrically programmed, erased, and reprogrammed. Flash memory is one form of non volatile memory which implements floating gates. Electronically erasable and programmable read only memories (EEPROMs) are another form. Both types are recognized by those of ordinary skill in the art. FIG. 1A illustrates thatFLOTOX transistor 50 includes abody region 101 as part of asubstrate 100.Substrate 100 includes bulk semiconductor starting material, semiconductor-on-insulator (SOI) starting material, or SOI material that is formed from a bulk semiconductor starting material during processing. Using bulk silicon processing techniques, thebody region 101 is single crystalline silicon (Si) which has been doped with a p-type dopant to form an p-type body region. In an alternative embodiment, thebody region 101 is single crystalline silicon (Si) which has been doped with an n-type dopant to form an n-type body region. TheFLOTOX transistor 50 includes a first source/drain region 120 and a second source/drain region 122 which are formed in thebody region 101 portion of thesubstrate 100. The first and second source/drain regions, 120 and 122 are formed of single crystalline silicon (Si) that has been doped with an n-type dopant to form n+ first and second source/drain regions, 120 and 122. In an alternate embodiment, the first and second source/drain regions, 120 and 122, are formed of single crystalline silicon (Si) which has been doped with p-type dopant to form a p+ first and second source/drain regions, 120 and 122. Achannel region 124 is located in thebody region 101 of thesubstrate 100 between the first and second source/drain regions, 120 and 122. TheFLOTOX transistor 50 includeselectrical contacts 103 which couple to the first and second source/drain regions, 120 and 122.Field oxide regions 105 define the boundary of theFLOTOX transistor 50 and serve to electrically isolate theFLOTOX transistor 50 from neighboring devices. - The FLOTOX transistor further includes a
tunnel oxide layer 102 located on thesubstrate surface 150. Thetunnel oxide layer 102 constitutes a first dielectric layer. The tunnel oxide layer is silicon dioxide (SiO2) and covers thechannel region 124 as well as portions of the first and second source/drain regions, 120 and 122 respectively. The location of thetunnel oxide layer 102 on thesubstrate surface 150 constitutes a first interface. Afirst gate 104 is located on thetunnel oxide layer 102. Thefirst gate 104 is a first conductive layer and serves as the floatinggate 104. In one embodiment, thefirst gate 104 is a polysilicon layer. Thefirst gate 104 forms a second interface in combination with thetunnel oxide layer 102. Aninsulator layer 106 is positioned on top of thefirst gate 104. Theinsulator layer 106 constitutes a second dielectric layer. In one embodiment, theinsulator layer 106 is a silicon dioxide (SiO2) layer. Theinsulator layer 106 forms a third interface in combination with thefirst gate 104. Asecond gate 108 is further included in the FLOTOX transistor. Thesecond gate 108 is a secondconductive layer 108, which serves as acontrol gate 108. Thesecond gate 108 is located on theinsulator layer 106 The union between thesecond gate 108 and theinsulator layer 106 forms a fourth interface. In one embodiment, thesecond gate 108 is a polysilicon layer. - FIG. 1B is a cross-sectional view illustrating in greater detail an embodiment of an
interface region 130 for the FLOTOX transistor shown in FIG. 1A. Theinterface region 130 depicted in FIG. 1B provides a sample representation of any region between the layered structure of thefirst gate 104, thetunnel oxide layer 102 and thesubstrate surface 150. FIG. 1B illustrates that thesubstrate surface 150 is textured. Thesubstrate surface 150 includes an array ofmicrotips 110. The array ofmicrotips 110 consists of a multitude of asperities to thesubstrate surface 150. Each microtip has atop surface 112. In one embodiment, the microtips in array ofmicrotips 110 have an average density of approximately 10 12 microtips per square centimeter (1012/cm2) ofsubstrate 100. In this embodiment, the microtips have anaverage height 114 of approximately 7 nanometers (nm). The top surfaces 112 of the microtips have anaverage diameter 116 of approximately 0.5 nm, and a center to center spacing 118 of the microtips which averages approximately 20 nm. - FIG. 1B's illustration of the
interface region 130 further illustrates thetunnel oxide layer 102 covering the array ofmicrotips 110. Thetunnel oxide layer 102 on the array ofmicrotips 110 provides a first interface. FIG. 1B further illustrates thefirst gate 104 located on thetunnel oxide layer 102. The junction between thefirst gate 104 and thetunnel oxide layer 102 provides a second interface. - FIG. 2 is a block diagram illustrating an embodiment of a
memory array 201 according to the teachings of the present invention. Thememory array 201 is comprised of an array of non volatilememory cell structures 230 which includes a number ofindividual FLOTOX transistors 200. EachFLOTOX transistor 200 includes the non volatile memory cell structure described above in conjunction with FIGS. 1A and 1B. Thememory array 230 includes a number of wordlines, a number of bitlines, and a number of sourcelines. In one embodiment, there are N rows wordlines WLO, WL1 . . . WLN−1, WLN. Each of the N rows of wordlines couples the second conductive layer, or control gate, for a number ofFLOTOX transistors 200 in the row. In analogous fashion,array 230 has M columns of bitlines BL0, BL1 . . . BLm−1, BLM. Each of the M columns of bitlines couples the second source/drain region for a number ofFLOTOX transistor 200 in the column. This embodiment further includes X columns of sourcelines SLO, SL1, . . . SLx−1, SLx. Each of the X sourcelines couples the first source/drain region for a number ofFLOTOX transistors 200 in the column. It should be noted the numbers represented by the variable X, M, and N may be the same or different. - The N rows wordlines WL0, WL1 . . . WLN−1, WLN are coupled to wordline
drivers 210 and communicate with the control gates to selectively read, program, erase, or reprogram theFLOTOX transistors 200. The M columns of bitlines are coupled to a number ofsense amplifiers 203 and serve to transport bits of data information to and from the number ofFLOTOX transistors 200 of thememory array 201. A number ofbitline drivers 205 are coupled to the number ofsense amplifiers 203. The X columns of sourcelines SL0, SL1, . . . SLx−1, SLx are used to couple a power supply 220 (VDD) to the number ofFLOTOX transistors 200 in thememory array 201. The read, program and unprogram operations for a non volatile memory cell, of which flash memory is one form and EEPROMS are another, are well known by those of ordinary skill in the art. The actual steps in such processes do not form part of the present invention and thus are not recited in detail here. - FIG. 3 is a block diagram illustrating an
information handling system 300 according to an embodiment of the present invention. FIG. 3 illustrates that information handling system includes amemory 330. The memory includes the memory array provided and described above in connection with FIG. 2. Theinformation handling system 300 further includes a central processing unit (CPU) 304. The CPU couples to thememory 330 via asystem bus 310.CPUs 304 andsystem buses 310 are well known to those of ordinary skill in the art. TheseCPUs 304 andsystem buses 310 art commercially available in many suitable forms for implementation with the present invention. Those skilled in the art will recognize and be able to employ such suitable devices with the present invention. As such, a detailed of theseCPUs 304 andsystem buses 310 is not provided here. - FIGS.4A-4D illustrate an embodiment of a process of fabrication for a non volatile floating gate tunneling oxide (FLOTOX) transistor according to the teachings of the present invention. The standard FLOTOX transistor includes a source, a drain, and a body region all formed within a substrate. The body region separates the source and drain regions. These regions are covered by a tunnel dielectric. A floating gate is located on the tunnel dielectric. Further, a control gate is located on the floating gate. A second dielectric layer is interposed between and separates the control gate and the floating gate. Standard FLOTOX transistor formation, of this sort, is generally known by those of ordinary skill in the art. Therefore, for succinctness, FIGS. 4A-4D illustrate only the manner in which the substrate surface underneath, and then the tunnel oxide layer thereupon are structured without specific details as to how this region is mask defined or how other portions of the wafer are protected using standard materials and methods. The description relates to the substrate surface and the tunnel oxide layer structure in the body region as well as for portions of the first and second source/drain regions of the FLOTOX transistor.
- FIG. 4A illustrates the structure after the following series of processing steps. The
substrate surface 450 is cleaned using a wet etch of hydrofluoric acid (HF). In one embodiment, thesubstrate 400 is single crystalline silicon (Si) which has been doped with p-type dopant to form an p-type body region. In another embodiment, thesubstrate 400 is single crystalline silicon (Si) which has been doped with a n-type dopant to form a n-type body region. In yet another embodiment, thesubstrate 400 is single crystalline silicon (Si) which has been doped with an n-type dopant to form an n+ source/drain region. In still another embodiment, thesubstrate 400 is single crystalline silicon (Si) which has been doped with p-type dopant to form an p+ source/drain region. - A
surface treatment 401 is applied to thesurface 450 of thesubstrate 400. In one exemplary embodiment, thesurface treatment 401 is a gold-palladium (AuPd) alloy which consist of a 6:4 combination ratio respectively. In an alternative embodiment, othersuitable surface treatments 401 can be used. TheAuPd surface treatment 401 is applied to thesurface 450 of thesubstrate 400 by any suitable process such as, for example, by sputtering. The AuPd alloy is sputtered onto the surface using conventional techniques known by those of ordinary skill in the field of semiconductor fabrication. The AuPd alloy is sputtered on thesubstrate surface 450 to a thickness of approximately 0.4 nanometers (nm). The sputtering process results in asurface treatment 401 of AuPd islands with diameters of approximately 2 nm on 20 nm centers creating a self structured mask. - FIG. 4B illustrates the structure following the next series of processing steps. Next, in one embodiment, the
substrate 400 is dry etched using reactive ion etching (RIE). The dry etch is performed using a sulfur hexafluoride (SF6) gas. In an alternative embodiment, other compatible etching techniques can be utilized. The dry etch is performed in an rf cathode-coupled, parallel plate plasma etcher with temperature controlling electrodes which regulate the temperature of thesubstrate 400. Such systems can maintain thesubstrate 400 temperature range from −150 to +200 degrees Celsius (C). In one exemplary embodiment, the substrate temperature is maintained at −80 degrees Celsius. The rf power density in the RIE process is 0.2 Watts per cubic centimeter (W/cm3) and the SF6 gas pressure is kept at 8.6 Pascals (Pa). This process yields an etch rate of 400 nanometers per minute (nm/min). The substrate is etched for 1 second. The etch under these conditions produces an array ofmicrotips 410. As illustrated in FIG. 4B, the microtips in the array ofmicrotips 410 have an average height of 7 nm, a top surface diameter of 0.5 nm with a density of 1012 microtips per square centimeter (1012/cm2). In an alternative embodiment, the power density and/or SF6 gas pressure can be reduced to allow for longer etch times. Similarly, other average heights and diameters for the microtips can be achieved by varying thesubstrate 400 temperature and etch times. FIG. 5 shows the anisotropic temperature dependence of SF6 in a RIE under the conditions of the exemplary embodiment described above. FIG. 4C illustrates the structure after the next sequence of processing steps. Thesurface treatment 401 is removed using any suitable, conventional stripping technique. Such stripping techniques are well know by those practiced in the art of semiconductor fabrication. Next, anoxide layer 402 is formed across the array ofmicrotips 410. Theoxide layer 402 forms a first interface in combination with the array ofmicrotips 410. The array of microtips constitutes a first portion of the first interface. In one embodiment, theoxide layer 402 is a SiO2 layer 402 formed using atomic layer epitaxy (ALE). According to this method, atomic layer growth of Silicon dioxide (Si0 2) films is achieved by using binary reaction sequence chemistry. In one exemplary embodiment, a binary reaction sequence for the deposition of Si0 2 is: - (A)SiOH*+SiCL 4 →SiOSiCl 3 +HCl,
- (B)SiCl*+H 2 O→SiOH*+HCl,
- where the surface species are indicated by the asterisks. Each half-reaction involves the reaction between a gas phase precursor and a surface functional group, e.g. SiOH* or SiCl*. Surface reaction continues until the initial surface functional groups are replaced by new ones. Once a half-reaction has reached completion, additional reactant exposure should produce no additional growth. In one embodiment the reaction is conducted in a temperature of ≧600 degrees Kelvin (K). Under these conditions, a growth rate for the Si0 2 layer 402 is observed to be 1.1 Å per AB cycle. In one embodiment, the
oxide layer 402 is deposited to a thickness between 15 and 100 Å. One of ordinary skill in the art of semiconductor fabrication will understand the binary reaction sequence chemistry. The principal advantage of the AB-AB type reaction is that the kinetics of the reaction should not affect the SiO2 deposition. - The
oxide layer 402 serves as thetunnel oxide layer 402 for the FLOTOX transistor. Thus, thetunnel oxide layer 402 is deposited to the appropriate thickness for the type of FLOTOX transistor desired. In example, if the FLOTOX is of the flash memory type, theoxide layer 402 will typically have a thickness of less than 150 Angstroms (Å). If, however, the FLOTOX is of the electronically erasable and programmable read only memory (EEPROM) type theoxide layer 402 will typically have a thickness of 150 Å or greater. The structure is now as is illustrated in FIG. 4C. - FIG. 4D illustrates the structure following the next sequence of processing steps. A first
conductive layer 404 is formed on theoxide layer 402. The firstconductive layer 404 is a first gate and serves as the floating gate in a FLOTOX transistor. The first conductive layer is formed using any suitable method such as, for example, chemical vapor deposition (CVD). In one embodiment, the firstconductive layer 404 is polysilicon and forms a second interface in conjunction with theoxide layer 402. The structure is now as appears in FIG. 4D. - The remaining processing steps for completing the FLOTOX transistor follow conventional methods. These methods are well known by those practiced in the art of semiconductor fabrication. A second dielectric layer is formed on the floating gate and a second conductive layer, e.g., control gate, is formed on the second dielectric layer according to such conventional methods. The second dielectric layer and the control gate form a third and fourth interface, respectively, in the FLOTOX transistor. Contact holes and wiring for wordlines, bitlines, and sourcelines are achieved through conventional processing steps. One skilled in the art will recognize the method to these steps and, hence, they are not disclosed as part of this application.
- Conclusion
- A method and structure for textured surfaces and an improved floating gate oxide layer in floating gate tunneling oxide (FLOTOX) transistors are provided. The present invention capitalizes on using “self-structured masks” and a controlled etch to form nanometer scale microtip arrays in the textured surfaces. The present invention also employs atomic layer epitaxy (ALE) to create an a very conformal tunnel oxide layer which complements the nanometer scale microtip arrays. The resulting structure provides a higher tunneling current than currently exists in FLOTOX technology. The improved tunneling currents at low voltages can make these FLOTOX devices suitable for replacing DRAMS.
- Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. It is to be understood that the above description is intended to be illustrative, and not restrictive. The scope of the invention includes any other applications in which the above structures and fabrication methods are used. The scope of the invention should be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.
Claims (45)
1. A non volatile memory cell structure, comprising:
a substrate, the substrate having a textured surface, the textured surface including an array of microtips, each microtip having a top surface, and wherein the microtips have an average density of 1012/cm2;
a tunnel oxide layer formed on the textured surface of the substrate, wherein the tunnel oxide layer is deposited using binary reaction sequence chemistry;
a first gate formed on the tunnel oxide layer;
an insulator layer formed on the first gate; and
a second gate formed on the insulator layer.
2. The non volatile memory cell structure of , wherein the first gate is a floating gate.
claim 1
3. The non volatile memory cell structure of , wherein second gate is a control gate.
claim 1
4. The non volatile memory cell structure of , wherein the insulator layer is silicon dioxide (SiO2).
claim 1
5. The non volatile memory cell structure of , wherein the tunnel oxide layer has a thickness between 15 and 100 Angstroms (Å).
claim 1
6. The non volatile memory cell structure of , the microtips in the array of microtips having an average height of 7 nanometers (nm), each microtip having an average diameter at the top surface of 0.5 nm.
claim 1
7. The non volatile memory cell structure of , wherein the structure further includes:
claim 1
a first source/drain region located in the substrate;
a second source/drain region located in the substrate; and
a body region located in the substrate.
8. A non volatile memory cell structure, comprising:
a first interface having spaced source and drain regions and a body region therebetween on a first portion of the first interface, the first interface having a silicon (Si) layer adjacent to a silicon dioxide (SiO2) layer, the silicon dioxide (SiO2) layer having a thickness between 15 and 100 Angstroms (Å), and wherein the silicon dioxide (SiO2) layer is deposited using binary reaction sequence chemistry;
a second interface adjacent to the first interface;
a third interface adjacent to the second interface; and
a fourth interface adjacent to the third interface.
9. The non volatile memory cell structure of , wherein the first interface includes a micro-roughened surface on the first portion of the first interface, the micro-roughened surface comprises an array of asperities, each asperity having a top surface, the asperities in the array of asperities having an average density of 1012/cm2.
claim 8
10. The non volatile memory cell structure of , wherein the second interface comprises a first dielectric/polysilicon interface.
claim 8
11. The non volatile memory cell structure of , wherein the third interface comprises a polysilicon/dielectric interface.
claim 8
12. The non volatile memory cell structure of , wherein the fourth interface comprises a second dielectric/polysilicon interface.
claim 8
13. The non volatile memory cell structure of , wherein the second dielectric/polysilicon interface comprises a control gate region.
claim 12
14. The non volatile memory cell structure of , wherein the first dielectric/polysilicon interface comprises a floating gate region.
claim 10
15. The non volatile memory cell structure of , wherein the asperities in the array of asperities have an average height of 7 nanometers (nm), the asperities have an average diameter at the top surface of 0.5 nm.
claim 8
16. A memory array of non volatile memory cell structures, comprising:
a number of floating gate tunneling oxide (FLOTOX) transistors, wherein each FLOTOX transistor comprises:
a substrate, the substrate having a first source/drain region, a second source/drain region, and a body region, the substrate having a textured surface, the textured surface including an array of microtips, each microtip having a top surface, the microtips in the array of microtips having an average density of 1012/cm2;
a tunnel oxide layer formed on the textured surface of the substrate, wherein the tunnel oxide layer is deposited using atomic layer epitaxy (ALE);
a first conductive layer formed on the tunnel dielectric;
an insulator layer formed on the first conductive layer; and
a second conductive layer formed on the insulator layer; and
a number of wordlines, wherein each wordline couples the second conductive layer for a number of FLOTOX transistors;
a number of bitlines, wherein each bitline couples the second source/drain region for a number of FLOTOX transistors;
a number of sense amplifiers, wherein each sense amplifier couples to a select number of the number of bitlines; and
a number of sourcelines, wherein each sourceline couples a first source/drain region for a number of FLOTOX transistors.
17. The memory array of , wherein the number of floating gate tunneling oxide (FLOTOX) transistors includes a number of flash memory cells.
claim 16
18. The memory array of , wherein the number of floating gate tunneling oxide (FLOTOX) transistors includes a number of electronically eraseable and programmable read only memories (EEPROMs).
claim 16
19. The memory array of , wherein the first conductive layer is a floating gate.
claim 16
20. The memory array of , wherein the second conductive layer is a control gate.
claim 16
21. The memory array of , wherein the insulator layer is silicon dioxide (SiO2).
claim 16
22. The memory array of , wherein the tunnel oxide layer has a thickness between 15 and 100 Angstroms (Å).
claim 16
23. The memory array of , wherein the microtips in the array of microtips have an average height of 7 nanometers (nm), the microtips have an average diameter at the top surface of 0.5 nm, and the microtips in the array of microtips have an average center to center spacing of 20 nm.
claim 16
24. A information handling system, comprising:
a memory array, wherein the memory array comprises:
a number of floating gate tunneling oxide (FLOTOX) transistors, wherein each FLOTOX comprises:
a substrate, the substrate having a first source/drain region, a second source/drain region, and a body region, the substrate having a textured surface, the textured surface including an array of microtips, each microtip having a top surface, and wherein the microtips have an average density of 1012/cm2;
a tunnel oxide layer formed on the textured surface of the substrate, wherein the tunnel oxide layer is deposited using atomic layer epitaxy (ALE);
a first conductive layer formed on the tunnel dielectric;
an insulator layer formed on the first conductive layer; and
a second conductive layer formed on the insulator layer;
a number of wordlines, wherein each wordline couples the second conductive layer for a number of FLOTOX transistors;
a number of bitlines, wherein each bitline couples the second source/drain region for a number of FLOTOX transistors;
a number of sense amplifiers, wherein each sense amplifier couples to a select number of the number of bitlines; and
a number of sourcelines, wherein each sourceline couples a first source/drain region for a number of FLOTOX transistors;
a central processing unit; and
a system bus, wherein the system bus couples the memory array to the central processing unit.
25. The information handling system of , wherein the tunnel oxide layer includes a thickness between 15 and 100 Angstroms (Å).
claim 24
26. The information handling system of , wherein the number of floating gate tunneling oxide (FLOTOX) transistors includes a number of flash memory cells.
claim 24
27. The information handling system of , wherein the number of floating gate tunneling oxide (FLOTOX) transistors includes a number of electronically eraseable and programmable read only memories (EEPROMs).
claim 24
28. The information handling system of , wherein the first conductive layer is a floating gate.
claim 24
29. The information handling system of , wherein the second conductive layer is a control gate.
claim 24
30. The information handling system of , wherein the microtips in the array of microtips have an average height of 7 nanometers (nm), the microtips have an average diameter at the top surface of 0.5 nm.
claim 24
31. A method for fabricating a non volatile memory cell structure, comprising:
forming a textured surface on a substrate, forming the textured surface includes forming an array of microtips, each microtip having a top surface, and wherein forming the array of microtips includes forming the microtips to have an average density of 1012/cm2;
forming a tunnel oxide layer on the textured surface, wherein forming the tunnel oxide layer comprises depositing the tunnel oxide layer on the substrate using atomic layer epitaxy (ALE);
forming a first gate on the tunnel oxide layer;
forming an insulator layer on the first gate; and
forming a second gate on the insulator layer.
32. The method of , wherein forming the first gate comprises forming a layer of polysilicon.
claim 31
33. The method of , wherein forming the second gate comprises forming a layer of polysilicon.
claim 31
34. The method of , wherein forming the insulator layer comprises forming a layer of silicon dioxide (SiO2).
claim 31
35. The method of , wherein forming the tunnel oxide layer comprises forming the tunnel oxide layer to a thickness between 15 and 100 Angstroms (Å).
claim 31
36. The method of , wherein forming each microtip in the array of microtips includes forming the microtips with an average height of 7 nanometers (nm), and includes forming the microtips to have an average diameter at the top surface of 0.5 nm.
claim 31
37. The method of , the method further comprising:
claim 31
forming a first source/drain region in the substrate;
forming a second source/drain region in the substrate; and
forming a body region in the substrate.
38. A method for fabricating a non volatile memory cell structure, comprising:
forming a first interface having a spaced source and drain regions and a body region therebetween on a first portion of the first interface, wherein forming the first interface comprises:
forming a self-structured mask on the first portion of the first interface;
etching the first portion of the first interface to form a micro-roughened surface;
removing the self-structured mask; and
depositing a tunnel oxide layer on the first portion of the first interface using atomic layer epitaxy (ALE);
forming a second interface adjacent to the first interface;
forming a third interface adjacent to the second interface; and
forming a fourth interface adjacent to the third interface.
39. The method of , wherein depositing the tunnel oxide layer includes depositing the tunnel oxide layer on the first portion of the first interface to a thickness between 15 and 100 Angstroms (Å)
claim 37
40. The method of , wherein forming the self-structured mask comprises sputtering an alloy onto the first portion of the first interface, and wherein etching the first portion of the first interface comprises performing a dry etch in the presence of a sulfur hexafluoride (SF6) gas.
claim 37
41. The method of , wherein etching the first portion of the first interface includes controlling the temperature of the substrate.
claim 37
42. The method of , wherein etching the first portion of the first interface includes forming the micro-roughened surface into an array of asperities, includes forming each asperitie to have a top surface, and includes forming asperities in the array of asperities with an average density of 1012/cm2.
claim 37
43. The method of , wherein forming the second interface includes depositing a polysilicon layer on the first interface.
claim 37
44. The method of , wherein forming the third interface includes depositing an insulator layer on the second interface.
claim 37
45. The method of , wherein forming the fourth interface includes depositing a polysilicon layer on the third interface.
claim 37
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/504,405 US6331465B1 (en) | 1998-05-29 | 2000-02-15 | Alternate method and structure for improved floating gate tunneling devices using textured surface |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/087,473 US6025627A (en) | 1998-05-29 | 1998-05-29 | Alternate method and structure for improved floating gate tunneling devices |
US09/504,405 US6331465B1 (en) | 1998-05-29 | 2000-02-15 | Alternate method and structure for improved floating gate tunneling devices using textured surface |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/087,473 Division US6025627A (en) | 1998-05-29 | 1998-05-29 | Alternate method and structure for improved floating gate tunneling devices |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010046639A1 true US20010046639A1 (en) | 2001-11-29 |
US6331465B1 US6331465B1 (en) | 2001-12-18 |
Family
ID=22205396
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/087,473 Expired - Lifetime US6025627A (en) | 1998-05-29 | 1998-05-29 | Alternate method and structure for improved floating gate tunneling devices |
US09/504,496 Expired - Lifetime US6294813B1 (en) | 1998-05-29 | 2000-02-15 | Information handling system having improved floating gate tunneling devices |
US09/504,405 Expired - Fee Related US6331465B1 (en) | 1998-05-29 | 2000-02-15 | Alternate method and structure for improved floating gate tunneling devices using textured surface |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/087,473 Expired - Lifetime US6025627A (en) | 1998-05-29 | 1998-05-29 | Alternate method and structure for improved floating gate tunneling devices |
US09/504,496 Expired - Lifetime US6294813B1 (en) | 1998-05-29 | 2000-02-15 | Information handling system having improved floating gate tunneling devices |
Country Status (1)
Country | Link |
---|---|
US (3) | US6025627A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140120684A1 (en) * | 2012-07-26 | 2014-05-01 | Micron Technology, Inc. | Methods of Forming Capacitors |
US9224798B2 (en) | 2008-01-08 | 2015-12-29 | Micron Technology, Inc. | Capacitor forming methods |
Families Citing this family (144)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6242304B1 (en) * | 1998-05-29 | 2001-06-05 | Micron Technology, Inc. | Method and structure for textured surfaces in floating gate tunneling oxide devices |
US6429495B2 (en) * | 1998-06-17 | 2002-08-06 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device with address programming circuit |
KR100271211B1 (en) * | 1998-07-15 | 2000-12-01 | 윤덕용 | Method for fabricating a non-volatile memory device using nano-crystal dots |
US7554829B2 (en) | 1999-07-30 | 2009-06-30 | Micron Technology, Inc. | Transmission lines for CMOS integrated circuits |
US6384448B1 (en) | 2000-02-28 | 2002-05-07 | Micron Technology, Inc. | P-channel dynamic flash memory cells with ultrathin tunnel oxides |
US6249460B1 (en) | 2000-02-28 | 2001-06-19 | Micron Technology, Inc. | Dynamic flash memory cells with ultrathin tunnel oxides |
US6639835B2 (en) | 2000-02-29 | 2003-10-28 | Micron Technology, Inc. | Static NVRAM with ultra thin tunnel oxides |
JP4938921B2 (en) * | 2000-03-16 | 2012-05-23 | 康夫 垂井 | Transistor-type ferroelectric nonvolatile memory element |
JP4556282B2 (en) * | 2000-03-31 | 2010-10-06 | 株式会社デンソー | Organic EL device and method for manufacturing the same |
US6620723B1 (en) | 2000-06-27 | 2003-09-16 | Applied Materials, Inc. | Formation of boride barrier layers using chemisorption techniques |
US7405158B2 (en) * | 2000-06-28 | 2008-07-29 | Applied Materials, Inc. | Methods for depositing tungsten layers employing atomic layer deposition techniques |
US6551929B1 (en) * | 2000-06-28 | 2003-04-22 | Applied Materials, Inc. | Bifurcated deposition process for depositing refractory metal layers employing atomic layer deposition and chemical vapor deposition techniques |
US7732327B2 (en) | 2000-06-28 | 2010-06-08 | Applied Materials, Inc. | Vapor deposition of tungsten materials |
US7101795B1 (en) * | 2000-06-28 | 2006-09-05 | Applied Materials, Inc. | Method and apparatus for depositing refractory metal layers employing sequential deposition techniques to form a nucleation layer |
US7964505B2 (en) * | 2005-01-19 | 2011-06-21 | Applied Materials, Inc. | Atomic layer deposition of tungsten materials |
CN1262508C (en) * | 2000-08-28 | 2006-07-05 | 应用材料有限公司 | Pre-polysilicon coating of glass substrates |
KR100378186B1 (en) * | 2000-10-19 | 2003-03-29 | 삼성전자주식회사 | Semiconductor device adopting thin film formed by atomic layer deposition and fabrication method thereof |
US6518125B1 (en) * | 2000-11-17 | 2003-02-11 | Macronix International Co., Ltd. | Method for forming flash memory with high coupling ratio |
JP4058232B2 (en) * | 2000-11-29 | 2008-03-05 | 株式会社ルネサステクノロジ | Semiconductor device and IC card |
US6825447B2 (en) * | 2000-12-29 | 2004-11-30 | Applied Materials, Inc. | Apparatus and method for uniform substrate heating and contaminate collection |
US20020083897A1 (en) * | 2000-12-29 | 2002-07-04 | Applied Materials, Inc. | Full glass substrate deposition in plasma enhanced chemical vapor deposition |
US6765178B2 (en) | 2000-12-29 | 2004-07-20 | Applied Materials, Inc. | Chamber for uniform substrate heating |
US6811814B2 (en) | 2001-01-16 | 2004-11-02 | Applied Materials, Inc. | Method for growing thin films by catalytic enhancement |
US20020127336A1 (en) * | 2001-01-16 | 2002-09-12 | Applied Materials, Inc. | Method for growing thin films by catalytic enhancement |
US6951804B2 (en) * | 2001-02-02 | 2005-10-04 | Applied Materials, Inc. | Formation of a tantalum-nitride layer |
US6852167B2 (en) | 2001-03-01 | 2005-02-08 | Micron Technology, Inc. | Methods, systems, and apparatus for uniform chemical-vapor depositions |
US6660126B2 (en) | 2001-03-02 | 2003-12-09 | Applied Materials, Inc. | Lid assembly for a processing system to facilitate sequential deposition techniques |
US6878206B2 (en) | 2001-07-16 | 2005-04-12 | Applied Materials, Inc. | Lid assembly for a processing system to facilitate sequential deposition techniques |
US6734020B2 (en) | 2001-03-07 | 2004-05-11 | Applied Materials, Inc. | Valve control system for atomic layer deposition chamber |
US6849545B2 (en) | 2001-06-20 | 2005-02-01 | Applied Materials, Inc. | System and method to form a composite film stack utilizing sequential deposition techniques |
US7211144B2 (en) * | 2001-07-13 | 2007-05-01 | Applied Materials, Inc. | Pulsed nucleation deposition of tungsten layers |
US20070009658A1 (en) * | 2001-07-13 | 2007-01-11 | Yoo Jong H | Pulse nucleation enhanced nucleation technique for improved step coverage and better gap fill for WCVD process |
JP2003031112A (en) * | 2001-07-16 | 2003-01-31 | Nec Corp | Cold cathode electron source |
US7135734B2 (en) * | 2001-08-30 | 2006-11-14 | Micron Technology, Inc. | Graded composition metal oxide tunnel barrier interpoly insulators |
US7012297B2 (en) * | 2001-08-30 | 2006-03-14 | Micron Technology, Inc. | Scalable flash/NV structures and devices with extended endurance |
US6586797B2 (en) | 2001-08-30 | 2003-07-01 | Micron Technology, Inc. | Graded composition gate insulators to reduce tunneling barriers in flash memory devices |
US7087954B2 (en) | 2001-08-30 | 2006-08-08 | Micron Technology, Inc. | In service programmable logic arrays with low tunnel barrier interpoly insulators |
US7132711B2 (en) * | 2001-08-30 | 2006-11-07 | Micron Technology, Inc. | Programmable array logic or memory with p-channel devices and asymmetrical tunnel barriers |
US6778441B2 (en) | 2001-08-30 | 2004-08-17 | Micron Technology, Inc. | Integrated circuit memory device and method |
US7042043B2 (en) * | 2001-08-30 | 2006-05-09 | Micron Technology, Inc. | Programmable array logic or memory devices with asymmetrical tunnel barriers |
US7476925B2 (en) * | 2001-08-30 | 2009-01-13 | Micron Technology, Inc. | Atomic layer deposition of metal oxide and/or low asymmetrical tunnel barrier interploy insulators |
US6963103B2 (en) * | 2001-08-30 | 2005-11-08 | Micron Technology, Inc. | SRAM cells with repressed floating gate memory, low tunnel barrier interpoly insulators |
US6844203B2 (en) * | 2001-08-30 | 2005-01-18 | Micron Technology, Inc. | Gate oxides, and methods of forming |
US8026161B2 (en) * | 2001-08-30 | 2011-09-27 | Micron Technology, Inc. | Highly reliable amorphous high-K gate oxide ZrO2 |
US6754108B2 (en) * | 2001-08-30 | 2004-06-22 | Micron Technology, Inc. | DRAM cells with repressed floating gate memory, low tunnel barrier interpoly insulators |
US7075829B2 (en) | 2001-08-30 | 2006-07-11 | Micron Technology, Inc. | Programmable memory address and decode circuits with low tunnel barrier interpoly insulators |
US7068544B2 (en) * | 2001-08-30 | 2006-06-27 | Micron Technology, Inc. | Flash memory with low tunnel barrier interpoly insulators |
US6936906B2 (en) * | 2001-09-26 | 2005-08-30 | Applied Materials, Inc. | Integration of barrier layer and seed layer |
US20030059538A1 (en) * | 2001-09-26 | 2003-03-27 | Applied Materials, Inc. | Integration of barrier layer and seed layer |
US7049226B2 (en) * | 2001-09-26 | 2006-05-23 | Applied Materials, Inc. | Integration of ALD tantalum nitride for copper metallization |
JP2003100892A (en) * | 2001-09-27 | 2003-04-04 | Mitsubishi Electric Corp | Capacitive element and booster circuit using the same |
US6916398B2 (en) * | 2001-10-26 | 2005-07-12 | Applied Materials, Inc. | Gas delivery apparatus and method for atomic layer deposition |
US6729824B2 (en) | 2001-12-14 | 2004-05-04 | Applied Materials, Inc. | Dual robot processing system |
US6900122B2 (en) * | 2001-12-20 | 2005-05-31 | Micron Technology, Inc. | Low-temperature grown high-quality ultra-thin praseodymium gate dielectrics |
KR100426488B1 (en) * | 2001-12-29 | 2004-04-14 | 주식회사 하이닉스반도체 | Flash memory cell and Method of manufacturing the same and programming/erasing/reading |
US6767795B2 (en) | 2002-01-17 | 2004-07-27 | Micron Technology, Inc. | Highly reliable amorphous high-k gate dielectric ZrOXNY |
US6911391B2 (en) | 2002-01-26 | 2005-06-28 | Applied Materials, Inc. | Integration of titanium and titanium nitride layers |
US6998014B2 (en) * | 2002-01-26 | 2006-02-14 | Applied Materials, Inc. | Apparatus and method for plasma assisted deposition |
DE10203998A1 (en) * | 2002-02-01 | 2003-08-21 | Infineon Technologies Ag | Production of a toothed structure in crystal structure in/on substrate used in production of floating gate transistor comprises forming trenches using a mask on the substrate and etching process and the unmasked region of substrate |
US6827978B2 (en) * | 2002-02-11 | 2004-12-07 | Applied Materials, Inc. | Deposition of tungsten films |
US6784480B2 (en) * | 2002-02-12 | 2004-08-31 | Micron Technology, Inc. | Asymmetric band-gap engineered nonvolatile memory device |
US6833161B2 (en) * | 2002-02-26 | 2004-12-21 | Applied Materials, Inc. | Cyclical deposition of tungsten nitride for metal oxide gate electrode |
US6825134B2 (en) * | 2002-03-26 | 2004-11-30 | Applied Materials, Inc. | Deposition of film layers by alternately pulsing a precursor and high frequency power in a continuous gas flow |
US7439191B2 (en) * | 2002-04-05 | 2008-10-21 | Applied Materials, Inc. | Deposition of silicon layers for active matrix liquid crystal display (AMLCD) applications |
US6846516B2 (en) * | 2002-04-08 | 2005-01-25 | Applied Materials, Inc. | Multiple precursor cyclical deposition system |
US6720027B2 (en) | 2002-04-08 | 2004-04-13 | Applied Materials, Inc. | Cyclical deposition of a variable content titanium silicon nitride layer |
US6869838B2 (en) * | 2002-04-09 | 2005-03-22 | Applied Materials, Inc. | Deposition of passivation layers for active matrix liquid crystal display (AMLCD) applications |
US20030194825A1 (en) * | 2002-04-10 | 2003-10-16 | Kam Law | Deposition of gate metallization for active matrix liquid crystal display (AMLCD) applications |
US7279432B2 (en) | 2002-04-16 | 2007-10-09 | Applied Materials, Inc. | System and method for forming an integrated barrier layer |
US20030235961A1 (en) * | 2002-04-17 | 2003-12-25 | Applied Materials, Inc. | Cyclical sequential deposition of multicomponent films |
US7160577B2 (en) | 2002-05-02 | 2007-01-09 | Micron Technology, Inc. | Methods for atomic-layer deposition of aluminum oxides in integrated circuits |
US7135421B2 (en) * | 2002-06-05 | 2006-11-14 | Micron Technology, Inc. | Atomic layer-deposited hafnium aluminum oxide |
US7205218B2 (en) | 2002-06-05 | 2007-04-17 | Micron Technology, Inc. | Method including forming gate dielectrics having multiple lanthanide oxide layers |
US6858547B2 (en) * | 2002-06-14 | 2005-02-22 | Applied Materials, Inc. | System and method for forming a gate dielectric |
US20030232501A1 (en) * | 2002-06-14 | 2003-12-18 | Kher Shreyas S. | Surface pre-treatment for enhancement of nucleation of high dielectric constant materials |
US7154140B2 (en) * | 2002-06-21 | 2006-12-26 | Micron Technology, Inc. | Write once read only memory with large work function floating gates |
US6888739B2 (en) | 2002-06-21 | 2005-05-03 | Micron Technology Inc. | Nanocrystal write once read only memory for archival storage |
US6996009B2 (en) | 2002-06-21 | 2006-02-07 | Micron Technology, Inc. | NOR flash memory cell with high storage density |
US6970370B2 (en) * | 2002-06-21 | 2005-11-29 | Micron Technology, Inc. | Ferroelectric write once read only memory for archival storage |
US7193893B2 (en) * | 2002-06-21 | 2007-03-20 | Micron Technology, Inc. | Write once read only memory employing floating gates |
US6804136B2 (en) | 2002-06-21 | 2004-10-12 | Micron Technology, Inc. | Write once read only memory employing charge trapping in insulators |
US7221017B2 (en) | 2002-07-08 | 2007-05-22 | Micron Technology, Inc. | Memory utilizing oxide-conductor nanolaminates |
US7221586B2 (en) | 2002-07-08 | 2007-05-22 | Micron Technology, Inc. | Memory utilizing oxide nanolaminates |
US7847344B2 (en) | 2002-07-08 | 2010-12-07 | Micron Technology, Inc. | Memory utilizing oxide-nitride nanolaminates |
US6921702B2 (en) * | 2002-07-30 | 2005-07-26 | Micron Technology Inc. | Atomic layer deposited nanolaminates of HfO2/ZrO2 films as gate dielectrics |
US6790791B2 (en) * | 2002-08-15 | 2004-09-14 | Micron Technology, Inc. | Lanthanide doped TiOx dielectric films |
US20040036131A1 (en) * | 2002-08-23 | 2004-02-26 | Micron Technology, Inc. | Electrostatic discharge protection devices having transistors with textured surfaces |
US7084078B2 (en) * | 2002-08-29 | 2006-08-01 | Micron Technology, Inc. | Atomic layer deposited lanthanide doped TiOx dielectric films |
US6821563B2 (en) | 2002-10-02 | 2004-11-23 | Applied Materials, Inc. | Gas distribution system for cyclical layer deposition |
US20040065255A1 (en) * | 2002-10-02 | 2004-04-08 | Applied Materials, Inc. | Cyclical layer deposition system |
US7540920B2 (en) * | 2002-10-18 | 2009-06-02 | Applied Materials, Inc. | Silicon-containing layer deposition with silicon compounds |
US7097886B2 (en) * | 2002-12-13 | 2006-08-29 | Applied Materials, Inc. | Deposition process for high aspect ratio trenches |
US7192892B2 (en) * | 2003-03-04 | 2007-03-20 | Micron Technology, Inc. | Atomic layer deposited dielectric layers |
US7135369B2 (en) * | 2003-03-31 | 2006-11-14 | Micron Technology, Inc. | Atomic layer deposited ZrAlxOy dielectric layers including Zr4AlO9 |
US20040198069A1 (en) * | 2003-04-04 | 2004-10-07 | Applied Materials, Inc. | Method for hafnium nitride deposition |
US7183186B2 (en) | 2003-04-22 | 2007-02-27 | Micro Technology, Inc. | Atomic layer deposited ZrTiO4 films |
US20040228168A1 (en) | 2003-05-13 | 2004-11-18 | Richard Ferrant | Semiconductor memory device and method of operating same |
US7211508B2 (en) * | 2003-06-18 | 2007-05-01 | Applied Materials, Inc. | Atomic layer deposition of tantalum based barrier materials |
US7192824B2 (en) * | 2003-06-24 | 2007-03-20 | Micron Technology, Inc. | Lanthanide oxide / hafnium oxide dielectric layers |
US7399388B2 (en) * | 2003-07-25 | 2008-07-15 | Applied Materials, Inc. | Sequential gas flow oxide deposition technique |
DE10345475B4 (en) * | 2003-09-30 | 2008-04-17 | Infineon Technologies Ag | Non-volatile integrated semiconductor memory |
US7132338B2 (en) * | 2003-10-10 | 2006-11-07 | Applied Materials, Inc. | Methods to fabricate MOSFET devices using selective deposition process |
US7166528B2 (en) * | 2003-10-10 | 2007-01-23 | Applied Materials, Inc. | Methods of selective deposition of heavily doped epitaxial SiGe |
US8501594B2 (en) * | 2003-10-10 | 2013-08-06 | Applied Materials, Inc. | Methods for forming silicon germanium layers |
US7078302B2 (en) * | 2004-02-23 | 2006-07-18 | Applied Materials, Inc. | Gate electrode dopant activation method for semiconductor manufacturing including a laser anneal |
US7087497B2 (en) * | 2004-03-04 | 2006-08-08 | Applied Materials | Low-thermal-budget gapfill process |
US20050242387A1 (en) * | 2004-04-29 | 2005-11-03 | Micron Technology, Inc. | Flash memory device having a graded composition, high dielectric constant gate insulator |
US20050252449A1 (en) * | 2004-05-12 | 2005-11-17 | Nguyen Son T | Control of gas flow and delivery to suppress the formation of particles in an MOCVD/ALD system |
US20060153995A1 (en) * | 2004-05-21 | 2006-07-13 | Applied Materials, Inc. | Method for fabricating a dielectric stack |
US20060019033A1 (en) * | 2004-05-21 | 2006-01-26 | Applied Materials, Inc. | Plasma treatment of hafnium-containing materials |
US20060062917A1 (en) * | 2004-05-21 | 2006-03-23 | Shankar Muthukrishnan | Vapor deposition of hafnium silicate materials with tris(dimethylamino)silane |
US8323754B2 (en) * | 2004-05-21 | 2012-12-04 | Applied Materials, Inc. | Stabilization of high-k dielectric materials |
US8119210B2 (en) | 2004-05-21 | 2012-02-21 | Applied Materials, Inc. | Formation of a silicon oxynitride layer on a high-k dielectric material |
US7081421B2 (en) | 2004-08-26 | 2006-07-25 | Micron Technology, Inc. | Lanthanide oxide dielectric layer |
US7494939B2 (en) * | 2004-08-31 | 2009-02-24 | Micron Technology, Inc. | Methods for forming a lanthanum-metal oxide dielectric layer |
US7588988B2 (en) * | 2004-08-31 | 2009-09-15 | Micron Technology, Inc. | Method of forming apparatus having oxide films formed using atomic layer deposition |
US7682940B2 (en) | 2004-12-01 | 2010-03-23 | Applied Materials, Inc. | Use of Cl2 and/or HCl during silicon epitaxial film formation |
US7312128B2 (en) * | 2004-12-01 | 2007-12-25 | Applied Materials, Inc. | Selective epitaxy process with alternating gas supply |
US7560352B2 (en) * | 2004-12-01 | 2009-07-14 | Applied Materials, Inc. | Selective deposition |
US7235501B2 (en) | 2004-12-13 | 2007-06-26 | Micron Technology, Inc. | Lanthanum hafnium oxide dielectrics |
US7235492B2 (en) | 2005-01-31 | 2007-06-26 | Applied Materials, Inc. | Low temperature etchant for treatment of silicon-containing surfaces |
US7687409B2 (en) | 2005-03-29 | 2010-03-30 | Micron Technology, Inc. | Atomic layer deposited titanium silicon oxide films |
US7662729B2 (en) * | 2005-04-28 | 2010-02-16 | Micron Technology, Inc. | Atomic layer deposition of a ruthenium layer to a lanthanide oxide dielectric layer |
US20060286774A1 (en) * | 2005-06-21 | 2006-12-21 | Applied Materials. Inc. | Method for forming silicon-containing materials during a photoexcitation deposition process |
US7648927B2 (en) | 2005-06-21 | 2010-01-19 | Applied Materials, Inc. | Method for forming silicon-containing materials during a photoexcitation deposition process |
US7651955B2 (en) * | 2005-06-21 | 2010-01-26 | Applied Materials, Inc. | Method for forming silicon-containing materials during a photoexcitation deposition process |
US7927948B2 (en) | 2005-07-20 | 2011-04-19 | Micron Technology, Inc. | Devices with nanocrystals and methods of formation |
US7410910B2 (en) * | 2005-08-31 | 2008-08-12 | Micron Technology, Inc. | Lanthanum aluminum oxynitride dielectric films |
US8071476B2 (en) | 2005-08-31 | 2011-12-06 | Micron Technology, Inc. | Cobalt titanium oxide dielectric films |
TW200713455A (en) * | 2005-09-20 | 2007-04-01 | Applied Materials Inc | Method to form a device on a SOI substrate |
US20070065578A1 (en) * | 2005-09-21 | 2007-03-22 | Applied Materials, Inc. | Treatment processes for a batch ALD reactor |
US7709402B2 (en) | 2006-02-16 | 2010-05-04 | Micron Technology, Inc. | Conductive layers for hafnium silicon oxynitride films |
US7964514B2 (en) * | 2006-03-02 | 2011-06-21 | Applied Materials, Inc. | Multiple nitrogen plasma treatments for thin SiON dielectrics |
US7674337B2 (en) * | 2006-04-07 | 2010-03-09 | Applied Materials, Inc. | Gas manifolds for use during epitaxial film formation |
CN101496153A (en) * | 2006-07-31 | 2009-07-29 | 应用材料股份有限公司 | Methods of forming carbon-containing silicon epitaxial layers |
JP5175285B2 (en) * | 2006-07-31 | 2013-04-03 | アプライド マテリアルズ インコーポレイテッド | Method for controlling morphology during epitaxial layer formation |
US20080206987A1 (en) * | 2007-01-29 | 2008-08-28 | Gelatos Avgerinos V | Process for tungsten nitride deposition by a temperature controlled lid assembly |
JP2009032808A (en) * | 2007-07-25 | 2009-02-12 | Toshiba Corp | Semiconductor device |
US7659158B2 (en) | 2008-03-31 | 2010-02-09 | Applied Materials, Inc. | Atomic layer deposition processes for non-volatile memory devices |
US8188460B2 (en) * | 2008-11-26 | 2012-05-29 | Board Of Regents, The University Of Texas System | Bi-layer pseudo-spin field-effect transistor |
US8211775B1 (en) | 2011-03-09 | 2012-07-03 | United Microelectronics Corp. | Method of making transistor having metal gate |
US8766367B2 (en) | 2011-06-30 | 2014-07-01 | Palo Alto Research Center Incorporated | Textured gate for high current thin film transistors |
US9018108B2 (en) | 2013-01-25 | 2015-04-28 | Applied Materials, Inc. | Low shrinkage dielectric films |
US9202809B2 (en) | 2014-02-06 | 2015-12-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and method for manufacturing thereof |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4486769A (en) | 1979-01-24 | 1984-12-04 | Xicor, Inc. | Dense nonvolatile electrically-alterable memory device with substrate coupling electrode |
US4757360A (en) * | 1983-07-06 | 1988-07-12 | Rca Corporation | Floating gate memory device with facing asperities on floating and control gates |
US4947221A (en) * | 1985-11-29 | 1990-08-07 | General Electric Company | Memory cell for a dense EPROM |
US5304505A (en) | 1989-03-22 | 1994-04-19 | Emanuel Hazani | Process for EEPROM cell structure and architecture with increased capacitance and with programming and erase terminals shared between several cells |
US5268319A (en) | 1988-06-08 | 1993-12-07 | Eliyahou Harari | Highly compact EPROM and flash EEPROM devices |
US5202850A (en) * | 1990-01-22 | 1993-04-13 | Silicon Storage Technology, Inc. | Single transistor non-volatile electrically alterable semiconductor memory device with a re-crystallized floating gate |
US5089867A (en) * | 1991-05-06 | 1992-02-18 | Micron Technology, Inc. | High control gate/floating gate coupling for EPROMs, E2 PROMs, and Flash E2 PROMs |
JP2815495B2 (en) * | 1991-07-08 | 1998-10-27 | ローム株式会社 | Semiconductor storage device |
US5502668A (en) | 1991-08-16 | 1996-03-26 | Rohm Co., Ltd. | Semiconductor memory device capable of low-voltage programming |
US5544103A (en) | 1992-03-03 | 1996-08-06 | Xicor, Inc. | Compact page-erasable eeprom non-volatile memory |
JPH06204494A (en) * | 1993-01-07 | 1994-07-22 | Fujitsu Ltd | Formation of insulating film and manufacture of semiconductor element |
US5429966A (en) * | 1993-07-22 | 1995-07-04 | National Science Council | Method of fabricating a textured tunnel oxide for EEPROM applications |
US5478767A (en) | 1994-09-30 | 1995-12-26 | United Microelectronics Corporation | Method of making a flash EEPROM memory cell comprising polysilicon and textured oxide sidewall spacers |
KR100226761B1 (en) * | 1996-07-31 | 1999-10-15 | 김영환 | Method for semiconductor device fabrication |
US5888870A (en) * | 1997-10-22 | 1999-03-30 | Advanced Micro Devices, Inc. | Memory cell fabrication employing an interpoly gate dielectric arranged upon a polished floating gate |
US5970342A (en) * | 1998-03-06 | 1999-10-19 | Texas Instruments-Acer Incorporated | Method of forming high capacitive-coupling ratio and high speed flash memories with a textured tunnel oxide |
US6043124A (en) * | 1998-03-13 | 2000-03-28 | Texas Instruments-Acer Incorporated | Method for forming high density nonvolatile memories with high capacitive-coupling ratio |
-
1998
- 1998-05-29 US US09/087,473 patent/US6025627A/en not_active Expired - Lifetime
-
2000
- 2000-02-15 US US09/504,496 patent/US6294813B1/en not_active Expired - Lifetime
- 2000-02-15 US US09/504,405 patent/US6331465B1/en not_active Expired - Fee Related
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9224798B2 (en) | 2008-01-08 | 2015-12-29 | Micron Technology, Inc. | Capacitor forming methods |
US20140120684A1 (en) * | 2012-07-26 | 2014-05-01 | Micron Technology, Inc. | Methods of Forming Capacitors |
US9196673B2 (en) * | 2012-07-26 | 2015-11-24 | Micron Technology, Inc. | Methods of forming capacitors |
Also Published As
Publication number | Publication date |
---|---|
US6331465B1 (en) | 2001-12-18 |
US6025627A (en) | 2000-02-15 |
US6294813B1 (en) | 2001-09-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6294813B1 (en) | Information handling system having improved floating gate tunneling devices | |
US6461915B1 (en) | Method and structure for an improved floating gate memory cell | |
US6143636A (en) | High density flash memory | |
US6238976B1 (en) | Method for forming high density flash memory | |
US4597060A (en) | EPROM array and method for fabricating | |
US6211015B1 (en) | Ultra high density flash memory having vertically stacked devices | |
US6903968B2 (en) | Nonvolatile memory capable of storing multibits binary information and the method of forming the same | |
WO2018071116A1 (en) | Select transistors with tight threshold voltage in 3d memory | |
US7271065B2 (en) | Horizontal memory devices with vertical gates | |
US6400610B1 (en) | Memory device including isolated storage elements that utilize hole conduction and method therefor | |
US7928503B2 (en) | Memory cells | |
US6242304B1 (en) | Method and structure for textured surfaces in floating gate tunneling oxide devices | |
JP3066064B2 (en) | Nonvolatile memory and method of manufacturing the same | |
US6680507B2 (en) | Dual bit isolation scheme for flash memory devices having polysilicon floating gates | |
US6091100A (en) | High density NAND structure nonvolatile memories |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20131218 |