US20020005050A1 - Method for making integrated optical waveguides and micromachined features - Google Patents

Method for making integrated optical waveguides and micromachined features Download PDF

Info

Publication number
US20020005050A1
US20020005050A1 US09/862,593 US86259301A US2002005050A1 US 20020005050 A1 US20020005050 A1 US 20020005050A1 US 86259301 A US86259301 A US 86259301A US 2002005050 A1 US2002005050 A1 US 2002005050A1
Authority
US
United States
Prior art keywords
mask
material layer
layer
mask layer
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/862,593
Other versions
US6756185B2 (en
US20040029053A9 (en
Inventor
Dan Steinberg
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/853,250 external-priority patent/US20020031711A1/en
Priority claimed from US09/858,999 external-priority patent/US7255978B2/en
Application filed by Individual filed Critical Individual
Priority to US09/862,593 priority Critical patent/US6756185B2/en
Publication of US20020005050A1 publication Critical patent/US20020005050A1/en
Publication of US20040029053A9 publication Critical patent/US20040029053A9/en
Application granted granted Critical
Publication of US6756185B2 publication Critical patent/US6756185B2/en
Adjusted expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/10Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type
    • G02B6/12Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type of the integrated circuit kind
    • G02B6/13Integrated optical circuits characterised by the manufacturing method
    • G02B6/136Integrated optical circuits characterised by the manufacturing method by etching
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/10Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type
    • G02B6/12Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type of the integrated circuit kind
    • G02B2006/12166Manufacturing methods
    • G02B2006/12176Etching
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/24Coupling light guides
    • G02B6/26Optical coupling means
    • G02B6/30Optical coupling means for use between fibre and thin-film device

Definitions

  • the present invention generally relates to optical devices, and more particularly, the present invention relates to the fabrication of optical devices having integrated optical waveguides.
  • Optical integrated circuit (OIC) and optical bench fabrication often involves transferring patterns to a substrate. These patterns may be used to form a variety of structures to include conductive circuit lines, planar waveguides, mesas and recesses. Typically, the desired structures are formed using lithography. Lithography may be achieved by techniques such as photolithography, x-ray lithography and e-beam lithography.
  • a layer of photo-reactive film may be formed over the substrate.
  • a photolithographic mask containing the image of a desired pattern is then placed in contact with the photoresist film. Radiation of a wavelength to which the photoresist is sensitive is incident upon the mask. The radiation passes through the transparent areas of the mask and the exposed areas of the photoresist are reactive to the radiation. The photoresist film is then chemically developed, leaving behind a pattern of photoresist substantially identical to the pattern on the mask.
  • the patterned photoresist on the substrate may be used in a variety of applications to form the structures referenced above.
  • a pattern photoresist may act as a mask for selective etching of a substrate. This selective etching may be used to fabricate recesses and as mesas in the substrate.
  • the mesas and recesses may be used for a variety of purposes, including passive alignment of optical elements.
  • an optical device is fabricated having at least one integrated waveguide and at least one micro-machined feature.
  • exemplary micro-machined features include grooves, recesses and inclined surfaces formed in the substrate surface.
  • a mask layer is deposited over a surface of a substrate structure, and the mask layer is patterned to obtain a mask pattern over the surface of the substrate structure.
  • a first etching process is then carried out for obtaining the at least one integrated optical waveguide core at the surface of the substrate structure, and a second etching process is carried out for obtaining the at least one micro-machined feature at the surface of the substrate structure.
  • the same previously formed mask pattern is used as a mask in both the first and second etching processes, thereby resulting in accurate positioning of the waveguide core relative to the micro-machined feature.
  • FIGS. 1 ( a ) through 1 ( m ) are side views for describing a method of fabricating an optical device according to an embodiment of the present invention.
  • FIGS. 2 ( a ) through 2 ( i ) are top views for describing a method of fabricating an optical device according to another embodiment of the present invention.
  • FIGS. 3 ( a ) through 3 ( m ) are side views for describing a method of fabricating an optical device according to the embodiment of FIGS. 2 ( a ) through 2 ( i ).
  • FIG. 4 is a top view for describing a variation of the embodiment of FIGS. 2 ( a ) through 2 ( i ).
  • FIGS. 5 ( a ) and 5 ( b ) are side views corresponding to the variation of FIG. 4.
  • FIG. 6 is a side view of another embodiment of the present invention.
  • FIGS. 7 ( a ) through 7 ( e ) are side views for describing a method of fabricating an optical device according to another embodiment of the present invention.
  • FIGS. 8 ( a ) through 8 ( l ) are side views for describing a method of fabricating an optical device according to another embodiment of the present invention.
  • the present invention is at least partially characterized by the use of the same, preferably planar, mask pattern as an etching mask in defining the horizontal location of micro-machined (etched) features at the substrate surface of an optical device relative to the waveguide cores also at the substrate surface of the optical device.
  • exemplary micro-machined features include grooves, recesses and inclined surfaces formed in the substrate surface for any of a variety of purposes.
  • grooves may be machined (etched) into the substrate surface for holding optical fibers which are to be optically coupled to the integrated waveguide cores.
  • recesses may be formed for holding spherical elements which function as guide balls in an optical switch device.
  • inclined substrate surfaces may fabricated as alignment surfaces for accurate mounting of the optical device into a system. The accurate horizontal positioning of these features relative to the integrated waveguide cores fosters accurate optical coupling between the integrated waveguide cores and external and/or internal components.
  • FIGS. 1 ( a ) through 1 ( m ) of the drawings An illustrative embodiment of a method of fabricating an optical device according to the present invention will now be described with reference to FIGS. 1 ( a ) through 1 ( m ) of the drawings. Throughout these figures, like elements are designated by the same reference numbers.
  • FIG. 1( a ) generally depicts a substrate 101 .
  • the substrate 101 is a silicon substrate.
  • any of a variety of substrate structures may be adopted, including silicon-on-insulator (SOI) substrates.
  • SOI silicon-on-insulator
  • a pit 102 is etched in the substrate 101 as shown in FIG. 1( b ).
  • the pit 102 is optionally formed so as to define inclined sidewalls 103 .
  • a cladding material layer 104 is deposited over the surface of the substrate 101 and within the pit 102 .
  • the cladding material layer 104 is formed of silicon dioxide (SiO 2 ), although other materials may be readily adopted.
  • FIG. 1( c ) The structure of FIG. 1( c ) is then planarized to obtain the structure shown in FIG. 1( d ).
  • the cladding layer material 104 is contained with the pit 102 , and the remaining surface of the substrate 101 is exposed.
  • a core material layer 105 is deposited over the surface of the structure of FIG. 1( d ) so as to cover the exposed surface of the substrate 101 and the surface of the cladding material layer 104 contained within the pit 102 .
  • the core material layer 105 is formed of silica.
  • other materials such as silicon and silicon nitride.
  • a mask layer 106 a / 106 b is then deposited and patterned over the core material layer 105 .
  • the patterned mask layer includes portions 106 a which define etched features and portions 106 b which define waveguides.
  • the patterned mask layer may be formed of a metal such as chromium (Cr).
  • Cr chromium
  • Other materials may be used, however, such as aluminum, titanium, copper, gold, nickel, metal silicides, silicon nitride, and other etch resistant materials.
  • Exposed portions of the core material layer 105 are then removed by reactive ion etching (RIE) as illustrated in FIG. 1( g ).
  • RIE reactive ion etching
  • the remaining core material layer is defined by etched feature portions 105 a and waveguide portions 105 b .
  • the mask layer portions 106 b (FIG. 1( f )) are then removed from the respective tops of the waveguide portions 105 b , and another cladding material layer 107 is deposited over a resultant structure as shown in FIG. 1( h ).
  • the cladding material layer 107 may, for example, be formed of SiO 2 or other materials.
  • a mask 108 is deposited over the cladding material layer 107 so as to cover the waveguide portions 105 b and partially overlap the mask layer portions 106 a and underlying etched feature portions 105 a .
  • Another etch process e.g., wet etching or RIE
  • RIE wet etching
  • FIG. 1( i ) The structure of FIG. 1( i ) is then subjected to a wet etch to obtain the structure of FIG. 1( j ) in which inclined surface features 109 are formed at opposite sides of the silicon substrate 101 .
  • the inclined surface features 109 are defined here by the same mask pattern what was previously used to defined the waveguide portions 105 a of the core material layer.
  • the inclined surface features 109 may actually define half of a V-shaped groove in the case where another device is being simultaneously formed in the substrate 101 adjacent to the device illustrated in the drawings.
  • FIG. 1( k ) Another mask is applied as shown in FIG. 1( k ).
  • the mask includes a portion 110 a which covers the waveguide portions 105 b of the core layer, and portions 110 b which cover the inclined surfaces 109 of the substrate 101 .
  • This structure is then etched in hydroflouric acid (HF) to obtain the structure shown in FIG. 1( l ).
  • the side surfaces 111 a of the upper cladding layer 107 may exhibit a slight concave configuration.
  • the mask portions 110 a and 110 b are then removed to obtain the device structure of FIG. 1( m ) having the waveguide cores 105 b sandwiched between lower and upper cladding layers 104 and 107 , respectively.
  • the distance D of FIG. 1( m ) is a horizontal distance between the waveguide core 105 a and the inclined surface feature 109 . Since the same mask pattern 106 a / 106 b is used to etch both the waveguide 105 a and the feature 109 , this distance D may be precisely set, and the device characteristics and alignment tolerances are thereby improved.
  • like elements are designated by the same reference numbers.
  • a generally V-shaped groove is aligned with an integrate optical waveguide core(s).
  • FIGS. 2 ( a ) and 3 ( a ) illustrate a structure which is similar to that obtained in FIG. 1( e ) described above. That is, in FIGS. 2 ( a ) and 3 ( a ), reference number 201 denotes a substrate, reference number 204 denotes a lower cladding material layer, and reference number 205 denotes a core material layer.
  • a mask layer is deposited over the cladding material layer 205 as shown in FIGS. 2 ( b ) and 3 ( b ).
  • the mask layer includes a first portion 206 a which surrounds and thereby defines a groove region 213 , and a second portion 206 b which covers and thereby defines a waveguide region 214 .
  • the waveguide region 214 and the groove region 213 are aligned with one another along their respective lengths.
  • the drawings depict a continuous second mask portion 206 b .
  • the mask portion 206 b can actually comprise a number of parallel masks for defined a corresponding number of parallel waveguide cores within the waveguide region 214 .
  • the exposed portions of the core material layer 205 are removed by RIE using the first and second mask portions 206 a and 206 b as a mask.
  • a portion 205 a of the core material layer remains below the first mask portion 206 a
  • another portion 205 b of the core material layer remains below the second mask 206 b .
  • the portion 206 b of the mask layer is removed from atop the portion 205 b of the core material layer within the waveguide region 214 .
  • FIGS. 2 ( e ) and 3 ( d ) An upper cladding material layer is then deposited over the entire surface of the structure shown in FIGS. 2 ( d ) and 3 ( d ).
  • the resultant configuration is depicted in FIGS. 2 ( e ) and 3 ( e ) in which reference number 207 denotes the upper cladding material layer.
  • a mask 208 is deposited over the upper cladding material layer 207 such that edges 231 of an opening 230 thereof are aligned with the portion 206 a .
  • FIG. 3( f ) is a side view of FIG. 2( f )
  • FIG. 3( g ) is a cross-sectional view of FIG. 2( f ) along line 2 - 2 ′.
  • FIGS. 2 ( g ), 3 ( h ) and 3 ( i ) Exposed portions of the upper cladding material layer 207 are then removed by RIE using the mask 208 as a mask, whereby the surface of the substrate 201 within the groove region 213 becomes exposed.
  • the resultant configuration is shown in FIGS. 2 ( g ), 3 ( h ) and 3 ( i ).
  • FIG. 3( h ) is a side view of FIG. 2( g )
  • FIG. 3( i ) is a cross-sectional view of FIG. 2( g ) along line 4 - 4 ′.
  • FIGS. 2 ( g ), 3 ( h ) and 3 ( i ) is then subjected to a wet etching process using the mask 208 as a mask, to thereby form a groove 240 in the exposed surface portion of the substrate 201 .
  • the groove 240 is defined here by the same mask pattern what was previously used to defined the waveguide portions 205 a of the core material layer.
  • the mask 208 is then removed, and the resultant configuration is illustrated in FIGS. 2 ( h ), 3 ( j ) and 3 ( k ), where FIG. 3( j ) is a side view of FIG. 2( h ), and FIG. 3( k ) is a cross-sectional view of FIG. 2( h ) along line 6 - 6 ′.
  • the groove 240 extends lengthwise in alignment with the waveguide region 214 .
  • FIGS. 2 ( i ), 3 ( l ) and 3 ( m ) The resultant configuration is shown in FIGS. 2 ( i ), 3 ( l ) and 3 ( m ), where FIG. 3( l ) is a side view of FIG. 2( i ), and FIG. 3( m ) is a cross-sectional view of FIG. 2( i ) along line 8 - 8 ′.
  • reference number 260 denotes the dicing saw cut.
  • the waveguide region 214 and the groove 240 i.e., “feature” are precisely aligned since the same mask pattern was used in the fabrication of each.
  • FIGS. 4 , 5 ( a ) and 5 ( b ) A modification of the previous embodiment is shown in FIGS. 4 , 5 ( a ) and 5 ( b ), where FIG. 5( a ) is a cross-sectional view of FIG. 4 along line 10 - 10 ′ after the RIE process, and FIG. 5( b ) is a cross-sectional view of FIG. 4 along line 10 - 10 ′ after the wet etch process.
  • the first mask portion 406 a extends in two parallel strips on either side of the groove region 413 . This is contrasted with the configuration of the previous embodiment in which the first mask portion surrounds the groove region on three sides. Otherwise, the process is carried out in the same manner as the previous embodiment.
  • FIG. 6 illustrates an alternative process in which a layer of silicon nitride 680 is disposed under the core material layer in a vicinity of the machined features. Silicon nitride exhibits superior masking properties (compared to SiO 2 ) for anisotropic wet etching of the silicon substrate 601 .
  • FIGS. 7 ( a ) through ( e ) Another embodiment of the present invention will now be described with reference to FIGS. 7 ( a ) through ( e ).
  • the core material layer is not etched to define the micro-machined features until after the waveguides are defined.
  • FIG. 7( a ) illustrates a structure similar to that described above in connection with FIG. 1( f ).
  • a lower cladding layer 704 is contained with a pit 702 formed in the surface of a substrate 701 .
  • a core material layer 705 extends over the surface of the substrate 701 and the lower cladding layer 704 , and a mask pattern is formed over the core material layer 705 .
  • the mask pattern includes etched feature portions 706 a and waveguide portions 706 b.
  • a mask 790 is formed over the core material layer 705 and the mask pattern 706 a / 706 b so as to have an opening aligned with the lower cladding layer 704 .
  • the exposed portions of the core material layer 705 are then removed by RIE and the mask 790 is removed to obtain the structure depicted in FIG. 7( c ).
  • reference number 705 b denotes the waveguide portions of the core material layer remaining after etching.
  • the portions 706 b of the first mask are then removed, and an upper cladding layer 707 is deposited as shown in FIG. 7( d ).
  • This structure is then subjected to an etch process (e.g., wet etching or RIE) to remove portions of the upper cladding layer 707 and thereby define the machined features as shown in FIG. 7( e ).
  • RIE wet etching or RIE
  • the process then proceeds as in the first described embodiment (see FIG. 1 ( i )).
  • One advantage of the present embodiment is that the machined features can be more accurate since the core layer defining the machined features is etched only once.
  • FIGS. 8 ( a ) through 8 ( l ) of the drawings are illustrative embodiments of the present invention.
  • a pit 802 is etched in a substrate 801 as shown in FIG. 8( a ).
  • the substrate 801 is a silicon substrate.
  • SOI silicon-on-insulator
  • the pit 802 is optionally formed so as to define inclined sidewalls 803 .
  • a cladding material layer 804 is deposited over the surface of the substrate 801 and within the pit 802 .
  • the cladding material layer 804 is formed of silicon dioxide (SiO 2 ), although other materials may be adopted. Deposition of the cladding material layer 804 is halted prior to completely filling the pit 802 , such that an upper surface of cladding material layer 804 is a displaced a distance “D” below a level of an upper surface of the substrate 801 .
  • a core material layer 805 is deposited over the surface of the cladding material layer 804 .
  • the core material layer 105 is formed of silica.
  • other materials may be used, including but not limited to silicon and silicon nitride.
  • the structure of FIG. 8( c ) is then planarized to obtain the structure of FIG. 8( d ). As shown, both the core material layer 805 and the cladding layer material 804 are contained with the pit 802 , and the remaining surface of the substrate 801 is exposed.
  • a mask layer is then deposited and patterned over the surface of the structure shown in FIG. 8( d ).
  • the patterned mask layer includes portions 806 a which define etched features and portions 806 b which define waveguides.
  • the patterned mask layer 806 a / 806 b may be formed of a metal such as chromium (Cr).
  • Cr chromium
  • Other materials may be used, however, such as aluminum, titanium, copper, gold, nickel, metal silicides, silicon nitride, and other etch resistant materials.
  • a mask 820 is then deposited with an opening that exposes the pit 802 , and portions of the core material layer 805 are then removed by RIE as illustrated in FIG. 8( f ). As a result, the remaining core material layer is defined by the waveguide portions 805 b .
  • the mask layer portions 806 b are then removed from the respective tops of the waveguide portions 805 b , and another cladding material layer 807 is deposited over a resultant structure as shown in FIG. 8( g ).
  • the cladding material layer 807 may, for example, be formed of SiO 2 .
  • a mask 808 is deposited over the cladding material layer 807 so as to cover the waveguide portions 805 b and partially overlap the mask layer portions 806 a and underlying etched feature portions 805 a .
  • Another etch process e.g., wet etching or RIE
  • RIE wet etching
  • FIG. 8( i ) The structure of FIG. 8( i ) is then subjected to a wet etch to obtain the structure of FIG. 8( j ) in which inclined surface portions 809 are formed at opposite sides of the silicon substrate 801 . It is noted that the inclined surface portions 809 may actually define half of a V-shaped groove in the case where another device is being simultaneously formed in the substrate 801 adjacent to the device illustrated in the drawings.
  • FIG. 8( k ) Another mask is applied as shown in FIG. 8( k ).
  • the mask includes a portion 810 a which covers the waveguide portions 805 b of the core layer, and portions 810 b which cover the inclined surface features 809 of the substrate 801 .
  • This structure is then etched in HF to obtain the structure shown in FIG. 8( k ).
  • the side surfaces 811 a of the upper cladding layer 807 may exhibit a slight concave configuration.
  • the mask portions 810 a and 810 b are then removed to obtain the device structure of FIG. 8( l ) having the waveguides 805 b sandwiched between lower and upper cladding layers 804 and 807 , respectively.
  • the horizontal distance between the waveguide cores 805 a and the inclined surface feature 809 is precisely set since the same mask pattern 106 a / 106 b is used to etch both the waveguide 805 a and the feature 809 , and the device characteristics and alignment tolerances are thereby improved.

Abstract

The same mask pattern is used as an etching mask in defining the horizontal location of micro-machined (etched) features at the substrate surface of an optical device relative to the waveguide cores also at the substrate surface of the optical device. Exemplary micro-machined features include grooves, recesses and inclined surfaces formed in the substrate surface for any of a variety of purposes. The accurate horizontal positioning of these features relative to the integrated waveguide cores fosters accurate optical coupling between the integrated waveguide cores and external and/or internal components.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • Priority is claimed to U.S. Provisional Application Serial No. 60/206,485, filed May 23, 2000, and entitled “Single Mask Method For Making IO Waveguides And Micromachined Features”, the entirety of which is incorporated herein by reference. [0001]
  • In addition, this is a continuation-in-part (CIP) of co-pending application Ser. No. (not yet assigned: Atty. Dock. No. ACT.003), filed May 16, 2001, and entitled “Multi-Level Optical Structure And Method Of Manufacture”, which in turn is a continuation-in-part (CIP) of co-pending application Ser. No. 09/853,250, filed May 9, 2001, and entitled “Multi-Level Lithography Masks.” The entireties of these applications are incorporated herein by reference.[0002]
  • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0003]
  • The present invention generally relates to optical devices, and more particularly, the present invention relates to the fabrication of optical devices having integrated optical waveguides. [0004]
  • 2. Description of the Related Art [0005]
  • Optical integrated circuit (OIC) and optical bench fabrication often involves transferring patterns to a substrate. These patterns may be used to form a variety of structures to include conductive circuit lines, planar waveguides, mesas and recesses. Typically, the desired structures are formed using lithography. Lithography may be achieved by techniques such as photolithography, x-ray lithography and e-beam lithography. [0006]
  • In photolithography, for example, a layer of photo-reactive film, known as photoresist, may be formed over the substrate. A photolithographic mask containing the image of a desired pattern is then placed in contact with the photoresist film. Radiation of a wavelength to which the photoresist is sensitive is incident upon the mask. The radiation passes through the transparent areas of the mask and the exposed areas of the photoresist are reactive to the radiation. The photoresist film is then chemically developed, leaving behind a pattern of photoresist substantially identical to the pattern on the mask. [0007]
  • The patterned photoresist on the substrate may be used in a variety of applications to form the structures referenced above. For example, a pattern photoresist may act as a mask for selective etching of a substrate. This selective etching may be used to fabricate recesses and as mesas in the substrate. In OIC and optical bench technologies, the mesas and recesses may be used for a variety of purposes, including passive alignment of optical elements. [0008]
  • The above described photolithographic process is often referred to as contact printing, because the mask is placed in contact with the substrate. Contact printing has facilitated the fabrication of highly integrated structures in both electrical and optical integrated circuits. However, conventional contact printing techniques have certain limitations. For example, conventional contact printing techniques generally are useful only in processing flat substrates. If a substrate has a relief (i.e. has a non-planar topography) it is exceedingly difficult to fabricate structures on the substrate by flat conventional contact printing techniques. To this end, conventional photolithographic masks are substantially flat. As a result, it is exceedingly difficult to place the mask in contact with, or in close enough proximity to, all points on the surface of a substrate to enable accurate image projection onto the substrate. In regions of the substrate where the photolithographic mask is not in contact with, or in close enough proximity to, the substrate, diffractive effects result in poor resolution and ultimately a poor transfer of the pattern from the mask to the photoresist. [0009]
  • The above referenced limitations of image lithography processing typically result in inaccurate location and spacing of features in a multi-level substrate. These inaccuracies are unacceptable as the integration of various elements at multiple levels in OIC's and optical bench technologies gains industry acceptance. Accordingly, what is needed are optical integrated circuits and optical benches which incorporate a variety of features at multiple levels which overcome the inaccuracies of conventional structures and methods of manufacture as referenced above. [0010]
  • SUMMARY OF THE INVENTION
  • According to an aspect of the present invention, an optical device is fabricated having at least one integrated waveguide and at least one micro-machined feature. Although not so limited, exemplary micro-machined features include grooves, recesses and inclined surfaces formed in the substrate surface. A mask layer is deposited over a surface of a substrate structure, and the mask layer is patterned to obtain a mask pattern over the surface of the substrate structure. A first etching process is then carried out for obtaining the at least one integrated optical waveguide core at the surface of the substrate structure, and a second etching process is carried out for obtaining the at least one micro-machined feature at the surface of the substrate structure. Advantageously, the same previously formed mask pattern is used as a mask in both the first and second etching processes, thereby resulting in accurate positioning of the waveguide core relative to the micro-machined feature.[0011]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The invention is best understood from the following detailed description when read with the accompanying drawings. It is emphasized that the various features are not necessarily drawn to scale. In fact, the dimensions may be arbitrarily increased or decreased for clarity of discussion. [0012]
  • FIGS. [0013] 1(a) through 1(m) are side views for describing a method of fabricating an optical device according to an embodiment of the present invention.
  • FIGS. [0014] 2(a) through 2(i) are top views for describing a method of fabricating an optical device according to another embodiment of the present invention.
  • FIGS. [0015] 3(a) through 3(m) are side views for describing a method of fabricating an optical device according to the embodiment of FIGS. 2(a) through 2(i).
  • FIG. 4 is a top view for describing a variation of the embodiment of FIGS. [0016] 2(a) through 2(i).
  • FIGS. [0017] 5(a) and 5(b) are side views corresponding to the variation of FIG. 4.
  • FIG. 6 is a side view of another embodiment of the present invention. [0018]
  • FIGS. [0019] 7(a) through 7(e) are side views for describing a method of fabricating an optical device according to another embodiment of the present invention.
  • FIGS. [0020] 8(a) through 8(l) are side views for describing a method of fabricating an optical device according to another embodiment of the present invention.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • In the following detailed description, for purposes of explanation and not limitation, exemplary embodiments disclosing specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be apparent to one having ordinary skill in the art having the benefit of the present disclosure, that the present invention may be practiced in other embodiments that depart from the specific details disclosed herein. Moreover, descriptions of well-known devices, methods and materials may be omitted so as to not obscure the description of the present invention. [0021]
  • As will become apparent below, the present invention is at least partially characterized by the use of the same, preferably planar, mask pattern as an etching mask in defining the horizontal location of micro-machined (etched) features at the substrate surface of an optical device relative to the waveguide cores also at the substrate surface of the optical device. Although not so limited, exemplary micro-machined features include grooves, recesses and inclined surfaces formed in the substrate surface for any of a variety of purposes. For example, grooves may be machined (etched) into the substrate surface for holding optical fibers which are to be optically coupled to the integrated waveguide cores. Also, recesses may be formed for holding spherical elements which function as guide balls in an optical switch device. Likewise, inclined substrate surfaces may fabricated as alignment surfaces for accurate mounting of the optical device into a system. The accurate horizontal positioning of these features relative to the integrated waveguide cores fosters accurate optical coupling between the integrated waveguide cores and external and/or internal components. [0022]
  • An illustrative embodiment of a method of fabricating an optical device according to the present invention will now be described with reference to FIGS. [0023] 1(a) through 1(m) of the drawings. Throughout these figures, like elements are designated by the same reference numbers.
  • FIG. 1([0024] a) generally depicts a substrate 101. In this embodiment, the substrate 101 is a silicon substrate. However, any of a variety of substrate structures may be adopted, including silicon-on-insulator (SOI) substrates.
  • Using known masking and etching techniques, a [0025] pit 102 is etched in the substrate 101 as shown in FIG. 1(b). The pit 102 is optionally formed so as to define inclined sidewalls 103. Then, as shown in FIG. 1(c), a cladding material layer 104 is deposited over the surface of the substrate 101 and within the pit 102. In this embodiment, the cladding material layer 104 is formed of silicon dioxide (SiO2), although other materials may be readily adopted.
  • The structure of FIG. 1([0026] c) is then planarized to obtain the structure shown in FIG. 1(d). Here, the cladding layer material 104 is contained with the pit 102, and the remaining surface of the substrate 101 is exposed.
  • Turning to FIG. 1([0027] e), a core material layer 105 is deposited over the surface of the structure of FIG. 1(d) so as to cover the exposed surface of the substrate 101 and the surface of the cladding material layer 104 contained within the pit 102. In this embodiment, the core material layer 105 is formed of silica. However, other materials may be used, such as silicon and silicon nitride.
  • A [0028] mask layer 106 a/106 b is then deposited and patterned over the core material layer 105. In particular, as shown in FIG. 1(f), the patterned mask layer includes portions 106 a which define etched features and portions 106 b which define waveguides. The patterned mask layer may be formed of a metal such as chromium (Cr). Other materials may be used, however, such as aluminum, titanium, copper, gold, nickel, metal silicides, silicon nitride, and other etch resistant materials.
  • Exposed portions of the [0029] core material layer 105 are then removed by reactive ion etching (RIE) as illustrated in FIG. 1(g). As a result, the remaining core material layer is defined by etched feature portions 105 a and waveguide portions 105 b. The mask layer portions 106 b (FIG. 1(f)) are then removed from the respective tops of the waveguide portions 105 b, and another cladding material layer 107 is deposited over a resultant structure as shown in FIG. 1(h). Again, the cladding material layer 107 may, for example, be formed of SiO2 or other materials.
  • Turning to FIG. 1([0030] i), a mask 108 is deposited over the cladding material layer 107 so as to cover the waveguide portions 105 b and partially overlap the mask layer portions 106 a and underlying etched feature portions 105 a. Another etch process (e.g., wet etching or RIE) is then performed down to the silicon substrate to obtain the structure illustrated in FIG. 1(i). As shown, the mask layer portions 106 a and underlying etched feature portions 105 a remain on the surface of the silicon substrate 101.
  • The structure of FIG. 1([0031] i) is then subjected to a wet etch to obtain the structure of FIG. 1(j) in which inclined surface features 109 are formed at opposite sides of the silicon substrate 101. Note that the inclined surface features 109 are defined here by the same mask pattern what was previously used to defined the waveguide portions 105 a of the core material layer. Also note that the inclined surface features 109 may actually define half of a V-shaped groove in the case where another device is being simultaneously formed in the substrate 101 adjacent to the device illustrated in the drawings.
  • Another mask is applied as shown in FIG. 1([0032] k). In particular, the mask includes a portion 110 a which covers the waveguide portions 105 b of the core layer, and portions 110 b which cover the inclined surfaces 109 of the substrate 101. This structure is then etched in hydroflouric acid (HF) to obtain the structure shown in FIG. 1(l). As shown, the side surfaces 111 a of the upper cladding layer 107 may exhibit a slight concave configuration. The mask portions 110 a and 110 b are then removed to obtain the device structure of FIG. 1(m) having the waveguide cores 105 b sandwiched between lower and upper cladding layers 104 and 107, respectively.
  • In the process described above, the distance D of FIG. 1([0033] m) is a horizontal distance between the waveguide core 105 a and the inclined surface feature 109. Since the same mask pattern 106 a/106 b is used to etch both the waveguide 105 a and the feature 109, this distance D may be precisely set, and the device characteristics and alignment tolerances are thereby improved.
  • Another illustrative embodiment of the present invention will now be described with reference to the top views of FIGS. [0034] 2(a) through 2(i) and the side views of FIG. 3(a) through 3(n). Throughout these figures, like elements are designated by the same reference numbers. In this embodiment, a generally V-shaped groove (micro-machined feature) is aligned with an integrate optical waveguide core(s).
  • FIGS. [0035] 2(a) and 3(a) illustrate a structure which is similar to that obtained in FIG. 1(e) described above. That is, in FIGS. 2(a) and 3(a), reference number 201 denotes a substrate, reference number 204 denotes a lower cladding material layer, and reference number 205 denotes a core material layer. A mask layer is deposited over the cladding material layer 205 as shown in FIGS. 2(b) and 3(b). The mask layer includes a first portion 206 a which surrounds and thereby defines a groove region 213, and a second portion 206 b which covers and thereby defines a waveguide region 214. As shown, the waveguide region 214 and the groove region 213 are aligned with one another along their respective lengths. Also, for simplicity the drawings depict a continuous second mask portion 206 b. However, the mask portion 206 b can actually comprise a number of parallel masks for defined a corresponding number of parallel waveguide cores within the waveguide region 214.
  • Turning to FIGS. [0036] 2(c) and 3(c), the exposed portions of the core material layer 205 are removed by RIE using the first and second mask portions 206 a and 206 b as a mask. As a result, a portion 205 a of the core material layer remains below the first mask portion 206 a, and another portion 205 b of the core material layer remains below the second mask 206 b. Then, referring to FIGS. 2(d) and 3(d), the portion 206 b of the mask layer is removed from atop the portion 205 b of the core material layer within the waveguide region 214.
  • An upper cladding material layer is then deposited over the entire surface of the structure shown in FIGS. [0037] 2(d) and 3(d). The resultant configuration is depicted in FIGS. 2(e) and 3(e) in which reference number 207 denotes the upper cladding material layer. Then, as shown in FIGS. 2(f), 3(f) and 3(g), a mask 208 is deposited over the upper cladding material layer 207 such that edges 231 of an opening 230 thereof are aligned with the portion 206 a. Here, FIG. 3(f) is a side view of FIG. 2(f), and FIG. 3(g) is a cross-sectional view of FIG. 2(f) along line 2-2′.
  • Exposed portions of the upper [0038] cladding material layer 207 are then removed by RIE using the mask 208 as a mask, whereby the surface of the substrate 201 within the groove region 213 becomes exposed. The resultant configuration is shown in FIGS. 2(g), 3(h) and 3(i). FIG. 3(h) is a side view of FIG. 2(g), and FIG. 3(i) is a cross-sectional view of FIG. 2(g) along line 4-4′.
  • The configuration of FIGS. [0039] 2(g), 3(h) and 3(i) is then subjected to a wet etching process using the mask 208 as a mask, to thereby form a groove 240 in the exposed surface portion of the substrate 201. Note that the groove 240 is defined here by the same mask pattern what was previously used to defined the waveguide portions 205 a of the core material layer. The mask 208 is then removed, and the resultant configuration is illustrated in FIGS. 2(h), 3(j) and 3(k), where FIG. 3(j) is a side view of FIG. 2(h), and FIG. 3(k) is a cross-sectional view of FIG. 2(h) along line 6-6′. As shown in these figures, the groove 240 extends lengthwise in alignment with the waveguide region 214.
  • The [0040] groove 240 and the waveguide region 214 are then precisely spaced apart by cutting transversely therebetween into the substrate 201 with a dicing blade. The resultant configuration is shown in FIGS. 2(i), 3(l) and 3(m), where FIG. 3(l) is a side view of FIG. 2(i), and FIG. 3(m) is a cross-sectional view of FIG. 2(i) along line 8-8′. Here, reference number 260 denotes the dicing saw cut. In this device, the waveguide region 214 and the groove 240 (i.e., “feature”) are precisely aligned since the same mask pattern was used in the fabrication of each.
  • A modification of the previous embodiment is shown in FIGS. [0041] 4, 5(a) and 5(b), where FIG. 5(a) is a cross-sectional view of FIG. 4 along line 10-10′ after the RIE process, and FIG. 5(b) is a cross-sectional view of FIG. 4 along line 10-10′ after the wet etch process. Here, the first mask portion 406 a extends in two parallel strips on either side of the groove region 413. This is contrasted with the configuration of the previous embodiment in which the first mask portion surrounds the groove region on three sides. Otherwise, the process is carried out in the same manner as the previous embodiment.
  • FIG. 6 illustrates an alternative process in which a layer of [0042] silicon nitride 680 is disposed under the core material layer in a vicinity of the machined features. Silicon nitride exhibits superior masking properties (compared to SiO2) for anisotropic wet etching of the silicon substrate 601.
  • Another embodiment of the present invention will now be described with reference to FIGS. [0043] 7(a) through (e). In this embodiment, the core material layer is not etched to define the micro-machined features until after the waveguides are defined.
  • FIG. 7([0044] a) illustrates a structure similar to that described above in connection with FIG. 1(f). In particular, a lower cladding layer 704 is contained with a pit 702 formed in the surface of a substrate 701. A core material layer 705 extends over the surface of the substrate 701 and the lower cladding layer 704, and a mask pattern is formed over the core material layer 705. The mask pattern includes etched feature portions 706 a and waveguide portions 706 b.
  • Turning to FIG. 7([0045] b), a mask 790 is formed over the core material layer 705 and the mask pattern 706 a/706 b so as to have an opening aligned with the lower cladding layer 704. The exposed portions of the core material layer 705 are then removed by RIE and the mask 790 is removed to obtain the structure depicted in FIG. 7(c). Here, reference number 705 b denotes the waveguide portions of the core material layer remaining after etching.
  • The portions [0046] 706 b of the first mask are then removed, and an upper cladding layer 707 is deposited as shown in FIG. 7(d). This structure is then subjected to an etch process (e.g., wet etching or RIE) to remove portions of the upper cladding layer 707 and thereby define the machined features as shown in FIG. 7(e). The process then proceeds as in the first described embodiment (see FIG. 1 (i)). One advantage of the present embodiment is that the machined features can be more accurate since the core layer defining the machined features is etched only once.
  • Yet another illustrative embodiment of the present invention will now be described with reference to FIGS. [0047] 8(a) through 8(l) of the drawings.
  • Using known masking and etching techniques, a [0048] pit 802 is etched in a substrate 801 as shown in FIG. 8(a). In this embodiment, the substrate 801 is a silicon substrate. As before, however, any of a variety of substrate structures may be adopted, including silicon-on-insulator (SOI) substrates. The pit 802 is optionally formed so as to define inclined sidewalls 803.
  • Then, as shown in FIG. 8([0049] b), a cladding material layer 804 is deposited over the surface of the substrate 801 and within the pit 802. In this embodiment, the cladding material layer 804 is formed of silicon dioxide (SiO2), although other materials may be adopted. Deposition of the cladding material layer 804 is halted prior to completely filling the pit 802, such that an upper surface of cladding material layer 804 is a displaced a distance “D” below a level of an upper surface of the substrate 801.
  • Turning to FIG. 8([0050] c), a core material layer 805 is deposited over the surface of the cladding material layer 804. In this embodiment, the core material layer 105 is formed of silica. However, other materials may be used, including but not limited to silicon and silicon nitride. The structure of FIG. 8(c) is then planarized to obtain the structure of FIG. 8(d). As shown, both the core material layer 805 and the cladding layer material 804 are contained with the pit 802, and the remaining surface of the substrate 801 is exposed.
  • A mask layer is then deposited and patterned over the surface of the structure shown in FIG. 8([0051] d). In particular, as shown in FIG. 8(e), the patterned mask layer includes portions 806 a which define etched features and portions 806 b which define waveguides. The patterned mask layer 806 a/806 b may be formed of a metal such as chromium (Cr). Other materials may be used, however, such as aluminum, titanium, copper, gold, nickel, metal silicides, silicon nitride, and other etch resistant materials.
  • A [0052] mask 820 is then deposited with an opening that exposes the pit 802, and portions of the core material layer 805 are then removed by RIE as illustrated in FIG. 8(f). As a result, the remaining core material layer is defined by the waveguide portions 805 b. The mask layer portions 806 b are then removed from the respective tops of the waveguide portions 805 b, and another cladding material layer 807 is deposited over a resultant structure as shown in FIG. 8(g). Again, the cladding material layer 807 may, for example, be formed of SiO2.
  • Turning to FIG. 8([0053] h), a mask 808 is deposited over the cladding material layer 807 so as to cover the waveguide portions 805 b and partially overlap the mask layer portions 806 a and underlying etched feature portions 805 a. Another etch process (e.g., wet etching or RIE) is then performed down to the silicon substrate 801 to obtain the structure illustrated in FIG. 8(i). As shown, the mask layer portions 806 a remain on the surface of the silicon substrate 801.
  • The structure of FIG. 8([0054] i) is then subjected to a wet etch to obtain the structure of FIG. 8(j) in which inclined surface portions 809 are formed at opposite sides of the silicon substrate 801. It is noted that the inclined surface portions 809 may actually define half of a V-shaped groove in the case where another device is being simultaneously formed in the substrate 801 adjacent to the device illustrated in the drawings.
  • Another mask is applied as shown in FIG. 8([0055] k). In particular, the mask includes a portion 810 a which covers the waveguide portions 805 b of the core layer, and portions 810 b which cover the inclined surface features 809 of the substrate 801. This structure is then etched in HF to obtain the structure shown in FIG. 8(k). As shown, the side surfaces 811 a of the upper cladding layer 807 may exhibit a slight concave configuration. The mask portions 810 a and 810 b are then removed to obtain the device structure of FIG. 8(l) having the waveguides 805 b sandwiched between lower and upper cladding layers 804 and 807, respectively.
  • As with the previously embodiments, the horizontal distance between the waveguide cores [0056] 805 a and the inclined surface feature 809 is precisely set since the same mask pattern 106 a/106 b is used to etch both the waveguide 805 a and the feature 809, and the device characteristics and alignment tolerances are thereby improved.
  • While the invention has been described in detail with respect to a number of exemplary embodiments, it is clear that various modifications of the invention will become apparent to those having ordinary skill in art having had benefit of the present disclosure. Such modifications and variations are included in the scope of the appended claims. [0057]

Claims (30)

What is claimed is:
1. A method of fabricating an optical device having at least one integrated waveguide and at least one micro-machined feature, comprising:
depositing a mask layer over a surface of a substrate structure, and patterning the mask layer to obtain a mask pattern over the surface of the substrate structure; and
conducting a first etching process for obtaining the at least one integrated optical waveguide core at the surface of the substrate structure, and conducting a second etching process for obtaining the at least one micro-machined feature at the surface of the substrate structure, wherein the mask pattern is used as a mask in both the first and second etching processes.
2. The method as claimed in claim 1, wherein the mask layer is planar.
3. The method as claimed in claim 1, wherein the at least one micro-machined feature is an inclined surface etched into the surface of the substrate structure.
4. The method as claimed in claim 1, wherein the at least one micro-machined feature is a groove etched into the surface of the substrate structure.
5. The method as claimed in claim 1, wherein the mask layer is a metal.
6. A method of fabricating an optical device, comprising:
forming a lower cladding material layer within a recess of a substrate;
forming a core material layer over the lower cladding material layer and a surface of the substrate;
patterning a first mask layer over the core material layer, wherein the first mask layer is patterned such that a first portion is extends over the lower cladding material layer, and such that a second portion extends over the surface of the substrate adjacent to the lower cladding material layer;
etching away the core material layer using the first mask layer as a mask such that a first core material portion remains below the first portion of the first mask layer and a second core material portion remains below the second portion of the first mask layer;
removing the first portion of the first mask layer to obtain a resultant structure and depositing an upper cladding material layer so as to cover a surface of the resultant structure;
patterning a second mask layer over the upper cladding material layer, wherein the second mask layer extends across the lower cladding material layer and has an end which is aligned with and partially overlaps the second portions of the first mask layer;
etching away the upper cladding material layer using the second mask layer as a mask to expose a part of the second portion of the first mask layer; and
etching away portions of the substrate using the exposed part of the second portion of the first mask layer as a mask.
7. The method as claimed in claim 6, wherein the first mask layer is planar.
8. The method as claimed in claim 6, wherein the first mask layer is formed of a metal.
9. The method as claimed in claim 6, further comprising depositing a silicon nitride layer on the surface of the substrate prior to forming the core material layer over the lower cladding material layer and the surface of the substrate.
10. The method as claimed in claim 6, wherein the portions of substrate are etched away to define an inclined surface feature in the substrate.
11. The method as claimed in claim 10, further comprising:
patterning a third mask layer having a first portion which covers the inclined surface feature of the substrate and a second portion which extends over the upper cladding material layer; and
etching away the second portions of the first mask layer, the second portions of the core material layer, and exposed portions of the upper cladding material layer using the third mask layer as a mask.
12. A method of fabricating an optical device, comprising:
forming a lower cladding material layer within a recess of a substrate;
forming a core material layer over the lower cladding material layer and a surface of the substrate;
patterning a first mask layer over the core material layer, wherein the first mask layer is patterned such that a first portion is extends lengthwise over the lower cladding material layer, and such that a second portion extends over the substrate surface adjacent to the lower cladding material layer and defines an elongate opening which is aligned in a lengthwise direction with the first portion of the first mask layer;
etching away the core material layer using the first mask layer as a mask such that a first core material portion remains below the first portion of the first mask layer and a second core material portion remains below the second portion of the first mask layer;
removing the first portion of the first mask layer to obtain a resultant structure and depositing an upper cladding material layer so as to cover a surface of the resultant structure;
patterning a second mask layer over the upper cladding material layer, wherein the second mask layer extends across the lower cladding material layer and has an end which is aligned with and partially overlaps the second portion of the first mask layer;
etching away the upper cladding material layer using the second mask layer as a mask to expose a part of the second portion of the first mask layer; and
etching away portions of the substrate using the exposed part of the second portion of the first mask layer as a mask.
13. The method as claimed in claim 13, wherein the first mask layer is planar.
14. The method as claimed in claim 12, wherein the first mask layer is formed of a metal.
15. The method as claimed in claim 12, further comprising depositing a silicon nitride layer on the surface of the substrate prior to forming the core material layer over the lower cladding material layer and the surface of the substrate.
16. The method as claimed in claim 12, wherein the portions of substrate are etched away to define an grooved surface feature in the substrate.
17. The method as claimed in claim 12, wherein the second portion of the first mask layer is defined by two parallel mask parts extending on opposite sides of the elongate opening.
18. The method as claimed in claim 17, wherein the second portion of the first mask layer is further defined by a third mask part which extends between ends of the two parallel mask parts.
19. A method of fabricating an optical device, comprising:
forming a lower cladding material layer within a recess of a substrate;
forming a core material layer over the lower cladding material layer and a surface of the substrate;
patterning a first mask layer over the core material layer, wherein the first mask layer is patterned such that a first portion is extends over the lower cladding material layer, and such that a second portion extends over the substrate surface adjacent to the lower cladding material layer;
patterning a second mask layer having an opening aligned over the lower cladding material layer;
etching away the core material layer using the second mask layer and the first portion of the first mask layer as masks, wherein a first portion of the first core material layer remains below the first portion of the first mask layer, and a second portion of the first mask layer remains below second mask layer;
removing the second mask layer and the first portion of the first mask layer to obtain a resultant structure and depositing an upper cladding layer so as to cover a surface of the resultant structure;
patterning a third mask layer over the upper cladding material layer, wherein the third mask layer extends across the lower cladding material layer and has an end which is aligned with and partially overlap the second portions of the first mask layer;
etching away the upper cladding material layer using the third mask layer as a mask to expose a part of the second portion of the first mask layer; and
etching away portions of the substrate using the exposed part of the second portion of the first mask layer as a mask.
20. The method as claimed in claim 19, wherein the first mask layer is planar.
21. The method as claimed in claim 19, wherein the first mask layer is formed of a metal.
22. The method as claimed in claim 19, further comprising depositing a silicon nitride layer on a surface of the substrate prior to forming the core material layer over the lower cladding material layer and the exposed surface of the substrate.
23. The method as claimed in claim 19, wherein the portions of substrate are etched away to define an inclined surface feature in the substrate.
24. The method as claimed in claim 23, further comprising:
patterning a fourth mask layer having a first portion which covers the inclined surface feature of the substrate and a second portion which extends over the upper cladding material layer; and
etching away the second portions of the first mask layer, the second portions of the core material layer, and exposed portions of the upper cladding material layer using the fourth mask layer as a mask.
25. A method of fabricating an optical device, comprising:
forming a lower cladding material layer within a recess of a substrate such that an upper surface of the lower cladding material layer is below a surface of the substrate;
forming a core material layer within the recess and over the lower cladding material layer;
patterning a first mask layer over the core material layer and a surface of the substrate, wherein the first mask layer is patterned such that a first portion extends over the core material layer, and such that a second portion extends over the surface of the substrate surface adjacent to the core material layer;
etching away the core material layer using the first portion of the first mask layer as a mask such that a first core material portion remains below the first portion of the first mask layer;
removing the first portion of the first mask layer to obtain a resultant structure and depositing an upper cladding material layer so as to cover a surface of the resultant structure;
patterning a second mask layer over the upper cladding material layer, wherein the second mask layer extends across the core material layer and has an end which is aligned with and partially overlaps the second portions of the first mask layer;
etching away the upper cladding material layer using the second mask layer as a mask to expose a part of the second portion of the first mask layer; and
etching away portions of the substrate using the exposed part of the second portion of the first mask layer as a mask.
26. The method as claimed in claim 25, wherein the first mask layer is planar.
27. The method as claimed in claim 25, wherein the first mask layer is formed of a metal.
28. The method as claimed in claim 25, further comprising depositing a silicon nitride layer on the surface of the substrate prior to forming the core material layer over the lower cladding material layer and the surface of the substrate.
29. The method as claimed in claim 25, wherein the portions of substrate are etched away to define an inclined surface feature in the substrate.
30. The method as claimed in claim 29, further comprising:
patterning a third mask layer having a first portion which covers the inclined surface feature of the substrate and a second portion which extends over the upper cladding material layer; and
etching away the second portions of the first mask layer, the second portions of the core material layer, and exposed portions of the upper cladding material layer using the third mask layer as a mask.
US09/862,593 2000-05-09 2001-05-23 Method for making integrated optical waveguides and micromachined features Expired - Lifetime US6756185B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/862,593 US6756185B2 (en) 2000-05-09 2001-05-23 Method for making integrated optical waveguides and micromachined features

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
US20259600P 2000-05-09 2000-05-09
US20447300P 2000-05-16 2000-05-16
US20648500P 2000-05-23 2000-05-23
US25702100P 2000-12-20 2000-12-20
US09/853,250 US20020031711A1 (en) 2000-05-09 2001-05-09 Multi-level lithography masks
US09/858,999 US7255978B2 (en) 2000-05-09 2001-05-16 Multi-level optical structure and method of manufacture
US09/862,593 US6756185B2 (en) 2000-05-09 2001-05-23 Method for making integrated optical waveguides and micromachined features

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/858,999 Continuation-In-Part US7255978B2 (en) 2000-05-09 2001-05-16 Multi-level optical structure and method of manufacture

Publications (3)

Publication Number Publication Date
US20020005050A1 true US20020005050A1 (en) 2002-01-17
US20040029053A9 US20040029053A9 (en) 2004-02-12
US6756185B2 US6756185B2 (en) 2004-06-29

Family

ID=31892375

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/862,593 Expired - Lifetime US6756185B2 (en) 2000-05-09 2001-05-23 Method for making integrated optical waveguides and micromachined features

Country Status (1)

Country Link
US (1) US6756185B2 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020012885A1 (en) * 2000-05-09 2002-01-31 Steinberg Dan A. Multi-level optical structure and method of manufacture
US20050284181A1 (en) * 2004-06-29 2005-12-29 Smith Terry L Method for making an optical waveguide assembly with integral alignment features
KR20110062393A (en) * 2009-12-03 2011-06-10 삼성전자주식회사 Optical waveguide device using bulk silicon wafer and fabrication method thereof
JP2011118399A (en) * 2009-12-03 2011-06-16 Samsung Electronics Co Ltd Optical device and method of manufacturing the same
CN104503024A (en) * 2014-12-20 2015-04-08 吉林大学 Preparation method of polymer optical waveguide with inclined-surface coupling port

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8891922B2 (en) * 2006-09-11 2014-11-18 The Boeing Company Scalable reconfigurable optical add-drop multiplexer
US7553215B2 (en) * 2007-08-24 2009-06-30 Panasonic Electric Works Co, Ltd. Process of forming a deflection mirror in a light waveguide
US10416381B1 (en) * 2016-12-23 2019-09-17 Acacia Communications, Inc. Spot-size-converter design for facet optical coupling

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4837129A (en) * 1984-09-14 1989-06-06 Kollmorgen Technologies Corp. Process for producing conductor patterns on three dimensional articles
US5001038A (en) * 1987-11-16 1991-03-19 Motorola, Inc. Process for photoimaging a three dimensional printed circuit substrate
US5213916A (en) * 1990-10-30 1993-05-25 International Business Machines Corporation Method of making a gray level mask
US5547788A (en) * 1993-03-04 1996-08-20 Samsung Electronic Co., Ltd. Mask and method for manufacturing the same
US5631109A (en) * 1992-07-17 1997-05-20 Kabushiki Kaisha Toshiba Exposure mask comprising transparent and translucent phase shift patterns
US6274198B1 (en) * 1997-02-24 2001-08-14 Agere Systems Optoelectronics Guardian Corp. Shadow mask deposition
US20020012885A1 (en) * 2000-05-09 2002-01-31 Steinberg Dan A. Multi-level optical structure and method of manufacture
US20020031711A1 (en) * 2000-05-09 2002-03-14 Steinberg Dan A. Multi-level lithography masks

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2037705A1 (en) 1990-04-18 1991-10-19 Mark C. Hakey Method and apparatus for enhancing the depth of focus in projection lithography
GB9203128D0 (en) * 1992-02-14 1992-04-01 Lucas Ind Plc Alignment device for optical fibre
JPH0829638A (en) * 1994-05-12 1996-02-02 Fujitsu Ltd Structure for connecting optical waveguide and optical fiber, mthod for connecting optical waveguide and optical fiber, optical waveguide substrate to be used for connecting optical waveguide and optical fiber, production of the substrate and optical fiber with fiber substrate to be used for connecting optical waveguide and optical fiber
JP2964941B2 (en) * 1996-01-12 1999-10-18 日本電気株式会社 Manufacturing method and mounting structure of optical device

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4837129A (en) * 1984-09-14 1989-06-06 Kollmorgen Technologies Corp. Process for producing conductor patterns on three dimensional articles
US5001038A (en) * 1987-11-16 1991-03-19 Motorola, Inc. Process for photoimaging a three dimensional printed circuit substrate
US5213916A (en) * 1990-10-30 1993-05-25 International Business Machines Corporation Method of making a gray level mask
US5631109A (en) * 1992-07-17 1997-05-20 Kabushiki Kaisha Toshiba Exposure mask comprising transparent and translucent phase shift patterns
US5547788A (en) * 1993-03-04 1996-08-20 Samsung Electronic Co., Ltd. Mask and method for manufacturing the same
US6274198B1 (en) * 1997-02-24 2001-08-14 Agere Systems Optoelectronics Guardian Corp. Shadow mask deposition
US20020012885A1 (en) * 2000-05-09 2002-01-31 Steinberg Dan A. Multi-level optical structure and method of manufacture
US20020031711A1 (en) * 2000-05-09 2002-03-14 Steinberg Dan A. Multi-level lithography masks

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020012885A1 (en) * 2000-05-09 2002-01-31 Steinberg Dan A. Multi-level optical structure and method of manufacture
US20040091822A9 (en) * 2000-05-09 2004-05-13 Steinberg Dan A. Multi-level optical structure and method of manufacture
US20080050582A1 (en) * 2000-05-09 2008-02-28 Shipley Company, L.L.C. Multi-level optical structure and method of manufacture
US20050284181A1 (en) * 2004-06-29 2005-12-29 Smith Terry L Method for making an optical waveguide assembly with integral alignment features
WO2006007022A1 (en) * 2004-06-29 2006-01-19 3M Innovative Properties Company Method for making an optical waveguide assembly with integral alignment features
JP2008505355A (en) * 2004-06-29 2008-02-21 スリーエム イノベイティブ プロパティズ カンパニー Method for manufacturing an optical waveguide assembly having an integral alignment mechanism
KR20110062393A (en) * 2009-12-03 2011-06-10 삼성전자주식회사 Optical waveguide device using bulk silicon wafer and fabrication method thereof
JP2011118399A (en) * 2009-12-03 2011-06-16 Samsung Electronics Co Ltd Optical device and method of manufacturing the same
KR101645256B1 (en) 2009-12-03 2016-08-03 삼성전자주식회사 Optical waveguide device using bulk silicon wafer and fabrication method thereof
CN104503024A (en) * 2014-12-20 2015-04-08 吉林大学 Preparation method of polymer optical waveguide with inclined-surface coupling port

Also Published As

Publication number Publication date
US6756185B2 (en) 2004-06-29
US20040029053A9 (en) 2004-02-12

Similar Documents

Publication Publication Date Title
US5532089A (en) Simplified fabrication methods for rim phase-shift masks
US20020191916A1 (en) Vertical waveguide tapers for optical coupling between optical fibers and thin silicon waveguides
WO2002086560A2 (en) Grating structures and methods of making the grating structures
US20080050582A1 (en) Multi-level optical structure and method of manufacture
JPH027010A (en) Manufacture of element having tandem groove
JP2007538275A (en) Method for manufacturing a diffraction grating structure having a high aspect ratio
US6756185B2 (en) Method for making integrated optical waveguides and micromachined features
US20040020893A1 (en) Method of producing a rib waveguide
US20020031711A1 (en) Multi-level lithography masks
US9779943B2 (en) Compensating for lithographic limitations in fabricating semiconductor interconnect structures
EP1186916A1 (en) Fabrication of gratings in planar waveguide devices
KR0165399B1 (en) Fine patterning method
US7164837B2 (en) Method of fabricating optical waveguide devices with smooth and flat dielectric interfaces
KR20030023453A (en) Halftone phase shift mask and its manufacturing method
US20080176150A1 (en) Exposure mask and method of forming pattern
KR20000006136A (en) semiconductor device and manufacturing method of the same
JPH03125150A (en) Mask and mask preparation
US6759173B2 (en) Single mask process for patterning microchip having grayscale and micromachined features
KR20020046040A (en) Manufacturing method of fine pattern for a semiconductor device
JP4420264B2 (en) Method for forming optical waveguide
US6689682B1 (en) Multilayer anti-reflective coating for semiconductor lithography
AU765894B2 (en) Methods of fabricating etched structures
JPH0413141A (en) Manufacture of phase shifting mask
WO2021108235A1 (en) Optical waveguides and methods for producing
JP2001201647A (en) Optical waveguide circuit and its manufacturing method

Legal Events

Date Code Title Description
AS Assignment

Owner name: HALEOS, INC., VIRGINIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:STEINBERG, DAN A.;REEL/FRAME:012092/0115

Effective date: 20010718

AS Assignment

Owner name: HALEOS, INC., VIRGINIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:STEINBERG, DAN A.;HUGHES, WILLIAM T.;DAUTARTAS, MINDAUGAS F.;AND OTHERS;REEL/FRAME:013174/0328;SIGNING DATES FROM 20020910 TO 20020920

Owner name: SHIPLEY COMPANY, L.L.C., MASSACHUSETTS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HALEOS, INC.;REEL/FRAME:013181/0159

Effective date: 20020911

Owner name: HALEOS, INC., VIRGINIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:STEINBERG, DAN A.;HUGHES, WILLIAM T.;DAUTARTAS, MINDAUGAS F.;AND OTHERS;SIGNING DATES FROM 20020910 TO 20020920;REEL/FRAME:013174/0328

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

AS Assignment

Owner name: NUVOTRONICS, LLC, VIRGINIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ROHM AND HAAS ELECTRONIC MATERIALS LLC;REEL/FRAME:025358/0819

Effective date: 20080708

AS Assignment

Owner name: IP CUBE PARTNERS CO. LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NUVOTRONICS, LLC;REEL/FRAME:025949/0867

Effective date: 20100831

AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:IP CUBE PARTNERS CO. LTD.;REEL/FRAME:026323/0651

Effective date: 20110512

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12