US20020027449A1 - Adjustable output driver circuit - Google Patents
Adjustable output driver circuit Download PDFInfo
- Publication number
- US20020027449A1 US20020027449A1 US09/924,363 US92436301A US2002027449A1 US 20020027449 A1 US20020027449 A1 US 20020027449A1 US 92436301 A US92436301 A US 92436301A US 2002027449 A1 US2002027449 A1 US 2002027449A1
- Authority
- US
- United States
- Prior art keywords
- circuit
- output
- transistor
- source
- pullup
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004891 communication Methods 0.000 claims description 22
- 230000015654 memory Effects 0.000 claims description 18
- 230000004044 response Effects 0.000 claims description 11
- 230000003213 activating effect Effects 0.000 claims description 6
- 238000000034 method Methods 0.000 claims description 5
- 230000001360 synchronised effect Effects 0.000 claims description 5
- 238000004519 manufacturing process Methods 0.000 abstract description 3
- 238000009434 installation Methods 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 27
- 230000007704 transition Effects 0.000 description 6
- 230000005540 biological transmission Effects 0.000 description 5
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 230000001934 delay Effects 0.000 description 3
- 230000009977 dual effect Effects 0.000 description 2
- 230000004913 activation Effects 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 238000011067 equilibration Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/16—Modifications for eliminating interference voltages or currents
- H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
- H03K17/162—Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
- H03K17/163—Soft switching
- H03K17/164—Soft switching using parallel switching arrangements
Definitions
- the present invention relates generally to integrated circuits and in particular the present invention relates to data output drivers for high speed data transmissions.
- Integrated circuits typically include a number of input/output pins which are used for communication with additional circuitry.
- an integrated memory device such as a dynamic random access memory (DRAM) includes both control inputs for receiving memory operation control signals, and data pins for bi-directional data communication with an external system or processor.
- DRAM dynamic random access memory
- the data transmission rate of modem integrated circuits is primarily limited by internal circuitry operating speeds. That is, communication networks have been developed which can transmit signals between circuitry at a rate that is faster than the capacity of many integrated circuits.
- a group of integrated circuits can be combined on a common bus. In this configuration, each integrated circuit operates in a coordinated manner with the other integrated circuits to share data which is transmitted at a high speed.
- a group of memory devices such as DRAMs, static RAMs, or read only memories (ROM), can be connected to a common data bus.
- the data rate of the bus may be substantially faster than the feasible operating speed of the individual memories.
- Each memory therefore, is operated so that while one memory is processing received data, another memory is receiving new data.
- An adjustable output driver circuit which includes an adjustable push-pull output, and an adjustable slew rate control.
- the present invention describes an integrated circuit output driver circuit comprising a push-pull output comprising a pullup output transistor having a drain connected to a data communication line, and a pulldown output transistor having a drain connected to the data communication line.
- the integrated circuit output driver circuit further comprises a first adjustable circuit connected to a source of the pullup output transistor for adjusting a resistance between the drain of the pullup output transistor and a first reference voltage, and a second adjustable circuit connected to a source of the pulldown output transistor for adjusting a resistance between the source of the pulldown output transistor and a second reference voltage.
- a synchronous memory device comprising an array of memory cells for storing data received on a data communication line, and an output driver circuit for outputting data read from the array of memory cells.
- the output driver circuit comprises a push-pull output comprising a pullup output transistor having a drain connected to the data communication line, and a pulldown output transistor having a drain connected to the data communication line.
- the output driver circuit further comprises a first adjustable circuit connected to a source of the pullup output transistor for adjusting a resistance between the source of the pullup output transistor and a first reference voltage, and a second adjustable circuit connected to a source of the pulldown output transistor for adjusting a resistance between the source of the pulldown output transistor and a second reference voltage.
- the first adjustable circuit comprises a first plurality of transistors connected in parallel and each having a drain connected to the source of the pullup transistor and the first reference voltage.
- the second adjustable circuit comprises a second plurality of transistors connected in parallel and each having a drain connected to the source of the pulldown transistor and the second reference voltage.
- an integrated circuit output driver circuit which comprises an output transistor having a drain connected to a data communication line, and an adjustable circuit connected to a source of the output transistor for adjusting a resistance between the source of the output transistor and a first reference voltage.
- FIG. 1 is a diagram of a memory bus
- FIG. 2 is a diagram of an alternate memory bus
- FIG. 3 is a block diagram of a dual receiver input buffer circuit
- FIG. 4 is a schematic diagram of a single receiver high speed input buffer
- FIG. 5 is a timing diagram of the operation of the input buffer of FIG. 4;
- FIG. 6 is a timing diagram of select voltages of the input buffer of FIG. 4;
- FIG. 7 is a schematic diagram of an alternate high speed input buffer
- FIG. 8A, B and C is a timing diagram of the operation of the input buffer of FIG. 7;
- FIG. 9A is a schematic diagram of an adjustable output driver circuit
- FIG. 9B is a schematic diagram of an alternate adjustable output driver circuit
- FIG. 10A is a block diagram of a slew rate control circuit
- FIG. 10B is a block diagram of an output control circuit
- FIG. 11 is a diagram of the output of the driver circuit of FIG. 9;
- FIG. 12 is an alternate diagram of the output of the driver circuit of FIG. 9.
- FIG. 13 is a block diagram of a memory device incorporating an adjustable output driver.
- FIG. 1 is a simplified illustration of a memory bus 100 which includes a control circuit 102 to provide control and data signals to a number of integrated circuits 104 ( 0 )- 104 ( x ) via a plurality of communication lines 106 .
- the communication lines are terminated with an appropriate termination circuit 108 (generally illustrated as a resistor) coupled to a termination voltage (Vterm).
- Vterm termination voltage
- FIG. 2 is a simplified illustration of a memory bus 112 which includes a centrally located control circuit 102 to provide control and data signals to a number of integrated circuits 104 ( 0 )- 104 ( x ), and 114 ( 0 )- 114 ( x ) via a plurality of communication lines 116 .
- the communication lines are terminated at both ends with an appropriate termination circuit 118 ( 1 ) and 118 ( 2 ) (generally illustrated as a resistor) coupled to a termination voltage (Vterm).
- the preferred value of Vterm is 1 ⁇ 2(Vdd ⁇ Vss), but can be any mid-supply level.
- FIG. 3 is a block diagram of an input buffer 119 connected to a data input 120 .
- the buffer includes two receiver circuits 122 and 126 connected in parallel and two latch circuits 124 and 128 .
- Each latch circuit produces a data output on either node 130 (Data-odd*) or node 132 (Data-even*).
- the receivers operate off different phases of a common data clock signal provided on a bus line.
- the receivers therefore, are not edge triggered, but are controlled using internal vernier delays.
- the vernier delays are adjusted at system startup to maximize valid data receipt. That is, the delays are adjusted so that data sampling is conducted when valid data is present and not limited to an edge transition of a clock signal.
- the dual receiver input buffer illustrated can be used for high speed data communication in the range of 800+ mega bits per second. For slower data communication rates, such as 400 mega bits per second, a single receiver and latch circuit can be used in the input buffer.
- a high speed input buffer 150 which uses a receiver 152 and a latch circuit 154 to produce an internal data signal (Data) on output 156 .
- the receiver 152 circuit operates in response to internal signals which are based upon different phases of a common clock signal provided on a bus coupled to other integrated circuits.
- the internal signals are an equilibrate signal (EQ*), a sense signal (Sense), and a sample signal (Sample).
- the receiver is connected to the bus termination voltage (Vterm) and is connected to the bus data line through data input connection 120 .
- the receiver 152 is comprised of a p-type sense amplifier circuit 158 having a pair of cross coupled p-type transistors, and an n-type sense amplifier 160 having a pair of cross coupled n-type transistors.
- An equilibrate circuit 162 is provided to equilibrate the common nodes of the sense amplifiers (nodes A and B) to Vterm.
- Coupling circuitry 164 and 166 is provided to selectively couple node 120 and Vterm to nodes A and B, respectively, in response to the Sample signal.
- the equilibrate signal transitions low at time t1 to activate transistors 168 , 170 and 172 of the equilibrate circuit 162 .
- Transistors 170 and 172 couple nodes B and A, respectively, to the termination voltage, Vterm.
- the sense amplifiers therefore, are equilibrated to the bus termination voltage.
- the equilibration circuitry is deactivated, and the Sample signal transitions high and activates coupling circuit 164 to couple input 120 to node A.
- Couple circuit 166 likewise, is activated to couple node B to the termination voltage, Vterm.
- node 180 of the p-sense amplifier circuit 158 is coupled low, and node 174 of the n-sense amplifier is coupled to Vterm through transistor 176 .
- the Sense signal transitions high to activate transistor 178 and couple node 174 to ground.
- the Sample signal transitions low to isolate nodes A and B such that p-sense amplifier and n-sense amplifier amplify nodes A and B to an appropriate voltage level.
- the Latch* signal transitions high at time t3 to activate latch circuit 154 .
- coupling circuit 182 is activated to couple the inverse of node B to inverter circuit 184 .
- circuit 182 When the Latch* signal returns to a low state, circuit 182 is deactivated and circuit 186 is activated to latch inverter 184 .
- latch circuit 154 can be coupled to node A and is not intended to limited the present invention. It will be understood by those skilled in the art that the signals illustrated in FIG. 5 are internally generated in response to an externally received clock signal. Thus, the input data buffer is operated off different phases of the clock signal.
- FIG. 6 illustrates the voltages on nodes A and B and the output node 156 upon receipt of a high input data signal.
- Nodes A and B are equilibrated to Vterm.
- node A is coupled to input 120 and increases in voltage.
- the sense amplifier circuitry is activated and nodes A and B are amplified.
- node B is coupled to the latch circuit and the output data signal on 156 is coupled to node B.
- FIG. 7 is a schematic diagram of a high speed input buffer having two parallel receivers 122 and 126 , and two latch circuits 124 and 128 , as illustrated in FIG. 3.
- the receivers 122 and 126 generally include the circuitry of receiver 152 and operate in a similar manner, as described above with reference to FIG. 4.
- the timing diagram of FIGS. 8A, 8B and 8 C illustrate the operation of the high speed input buffer of FIG. 7.
- the data signal provide on the DQ line is sampled by both receivers 122 and 126 on the rising edge of their respective sample signals.
- the DQ line therefore, is sampled by both receiver circuits.
- the outputs (Data-even* and Data-odd*) together represent the data provided on the DQ line.
- the external bus clock signal and an internal clock signal operating at twice the frequency of the external clock are illustrated.
- the equilibrate signals (EQ 1 * and EQ 2 *) are substantially aligned with the clock signals.
- the external clock signal can be defined logically as being equal to 1 ⁇ 2(EQ 1 * AND EQ 2 *).
- the sample signals are timed using the vernier delay circuit to sample the DQ line when the data signals are at a signal peak.
- FIG. 9A is a schematic diagram of an output driver circuit 300 .
- the output driver circuit includes a pullup output transistor 302 and a pulldown output transistor 304 connected to DQ output line 306 and configured as a push-pull output.
- a series of transistors 308 ( a )- 308 ( x ) are connected to the source of output transistor 302 .
- the transistors 308 are fabricated so that the activated drain to source resistance of each transistor is different from the other.
- the transistors are fabricated in a binary relationship such that transistor 308 ( b ) has twice the resistance of 308 ( a ) and 308 ( x ) has twice the resistance of 308 ( b ).
- the transistors 308 ( a )-( x ) are selectively activated by signals provided on gates 310 ( a )-( x ) so that the resistance connected between the source of transistor 302 and a reference voltage is adjustable.
- a series of transistors 312 ( a )- 312 ( x ) are connected in parallel to the source of output transistor 304 and selectively activated by signals provided on gates 314 ( a )- 314 ( x ) so that the resistance connected between the source of transistor 304 and a reference voltage is adjustable.
- transistors 312 are fabricated in the same binary manner as transistors 308 . That is, transistors 312 are designed to mirror transistors 308 .
- a slew rate control circuit 322 is connected to gate 316 of the output pullup transistor 302 .
- the slew rate control circuit 322 includes a push-pull circuit comprised of transistors 318 and 320 .
- the gates of transistors 318 and 320 are connected to receive a pullup signal.
- a series of transistors 324 ( a )- 324 ( x ) are connected in parallel between the source of transistor 318 and a reference voltage.
- the transistors 324 are fabricated so that the activated drain to source resistance of each transistor is different from the other.
- the transistors are fabricated in a binary relationship such that transistor 324 ( b ) has twice the resistance of 324 ( a ) and 324 ( x ) has twice the resistance of 324 ( b ). It will be appreciated that other relationships can be used in alternate embodiments to achieve the adjustable features of the slew rate control, as described below.
- the transistors 324 ( a )-( x ) are selectively activated by signals provided on gates 326 ( a )-( x ) so that the resistance connected to the source of transistor 318 is adjustable.
- a series of transistors 328 ( a )-( x ) are connected in parallel between the source of transistor 320 and a reference voltage.
- the transistors 328 are fabricated so that the activated drain to source resistance of each transistor is different from the other.
- the transistors are fabricated in the same binary manner as transistors 324 . It will be appreciated that other relationships can be used in alternate embodiments to achieve the adjustable features of the slew rate control circuit, as described below.
- a slew rate control circuit 332 is connected to gate 305 of the output pulldown transistor 304 .
- the slew rate control circuit 332 includes a push-pull circuit comprised of transistors 334 and 336 .
- the gates of transistors 334 and 336 are connected to receive a pulldown signal.
- a series of transistors 338 ( a )-( x ) are connected in parallel between the source of transistor 334 and a reference voltage.
- the transistors 338 are fabricated so that the activated drain to source resistance of each transistor is different from the other, as described above with reference to transistors 324 .
- Transistors 338 ( a )-( x ) are selectively activated by gates 340 ( a )-( x ) so that the resistance connected to the source of transistor 334 is adjustable.
- a series of transistors 342 ( a )-( x ) are connected to the source of transistor 336 .
- the transistors 342 are fabricated so that the activated drain to source resistance of each transistor is different from the other.
- the transistors are fabricated in the same binary manner as transistors 338 .
- gate signals on gates 344 ( a )-( x ) and the inverse of gates 340 ( a )-( x ) and the gate signals on gates 330 ( a )-( x ) and the inverse of gates 326 ( a )-( x ).
- FIG. 9B is a schematic diagram of an adjustable open-drain output driver circuit including half of the driver circuit of FIG. 9A.
- the driver circuit includes a pulldown transistor 304 which has a drain connected to the DQ output 306 .
- the source of output transistor 304 is connected to a series of transistors 312 ( a )-( x ), as described above for adjusting a source resistance.
- a slew rate control circuit 332 is connected to the gate of transistor 304 for controlling the activation of transistor 304 to reduce noise experienced on the DQ line.
- the slew rate control circuit includes a first series of parallel connected transistors 338 ( a )-( x ) and a second series of parallel connected transistors 342 ( a )-( x ), as described above for controlling the pullup and pulldown resistances of the slew rate control circuit.
- This embodiment of the output driver circuit is particularly applicable to a bus adapted to receive open drain output devices.
- FIG. 10A is a block diagram of a slew rate generator circuit 350 which controls the gate signals on gates 326 , 330 , 340 , and 344 of the slew rate circuits 322 and 332 .
- the generator circuit 350 preferably includes fuse circuitry 351 to selectively activate the gate signals. That is, the fuse circuits are programmed during the manufacture of the integrated circuit, so that the output transistors 302 and 304 are turned on and off to reduce noise and ringing experienced on the DQ line 306 by transistors 302 and 304 .
- the slew generator circuit 350 includes fuse circuits in a preferred embodiment, the circuit could receive optional feedback signals 352 to allow for custom control of the slew rate circuits 322 and 332 after the integrated circuit is installed on a specific bus.
- the slew rate circuits have a controlled push-pull circuit in which the pullup and pulldown resistance is adjustable using parallel transistors.
- FIG. 10B is a block diagram of an output control circuit 360 for selectively activating a signal on gates 310 ( a )-( x ) and/or 314 ( a )-( x ).
- the control circuit 360 in a preferred embodiment receives external signals on lines 362 to control transistors 308 and 312 to adjust the pullup and pulldown resistance between output transistors 302 and 304 and reference voltages.
- the control signals received on lines 362 are generated using an external comparator circuit (not shown) to measure the signal provided on the DQ bus line and adjust the driver circuit accordingly.
- the comparator therefore, compares the bus signal with a known bus voltage and generates a control signal used to adjust transistors 308 and 312 .
- the push-pull output circuit is adjusted after the integrated circuit is installed on a data bus.
- the output driver circuit can be fabricated to default to have a specific output provided on lines 310 and 314 .
- the output circuit 302 / 304 can be initially adjusted to an output current which is approximated to be the required value.
- FIG. 11 is a diagram of the output signal from the output driver circuit 300 of FIG. 9A.
- the circuit is fabricated with three slew transistors (a)-(c) for each transistors series 324 , 328 , 338 , and 342 .
- three transistors 308 ( a )-( c ) and three transistors 312 ( a )-( c ) are connected to the output transistors.
- the signals on transistor gates 310 ( a )-( c ) are 0,0,0, respectively.
- the signals on transistor gates 314 ( a )-( c ) are 1,1,1, respectively.
- the signals on transistor gates 326 ( a )-( c ) are 1,0,1 and the signals on transistor gates 330 ( a )-( c ) are 0,1,0. Finally, the signals on transistor gates 332 ( a )-( c ) are 0,1,1 and the signals on transistor gates 3440 ( a )-( c ) are 1,0,0.
- the signal labeled A is the data bus signal provided by the output driver on data bus 306 as received at a far end of the data bus. That is, the signal is illustrated as it would appear to a device located a remote end of the bus.
- Signal B illustrates an output generated by the receiving device (not shown) in response to signal A.
- FIG. 12 is an alternate diagram of the output signal from the output driver circuit 300 of FIG. 9A with different output transistor resistances.
- the circuit is fabricated with three slew transistors (a)-(c) for each transistors series 324 , 328 , 338 , and 342 .
- three transistors 308 ( a )-( c ) and three transistors 312 ( a )-( c ) are connected to the output transistors.
- the signals on transistor gates 310 ( a )-( c ) are 0,1,1, respectively.
- the signals on transistor gates 314 ( a )-( c ) are 1,0,0, respectively.
- the signals on transistor gates 326 ( a )-( c ) are 1,0,1 and the signals on transistor gates 330 ( a )-( c ) are 0,1,0.
- the signals on transistor gates 332 ( a )-( c ) are 0,1,1 and the signals on transistor gates 3440 ( a )-( c ) are 1,0,0.
- the signal labeled A is the data bus signal provided by the output driver on data bus 306 as received at a far end of the data bus
- signal B illustrates an output generated by the receiving device (not shown) in response to signal A. Because the pullup and pulldown resistances of the output driver are different, signal A of FIG. 10B has a smaller voltage swing that signal A of FIG. 10A.
- FIG. 13 is a block diagram of a dynamic random access memory device 240 (DRAM) incorporating a high speed output driver 300 , as described above.
- the memory includes address circuitry 242 for accessing a memory array 241 in response to address signals provided on input lines 243 .
- Control circuitry 252 is provided for controlling the read and write operations of the memory in response to control signals 254 .
- a phase generator circuit 244 is provided to generate internal signals DQ*, Sample, Sense, and Latch* for the input buffer circuit.
- Vernier adjust circuit 245 is coupled to the phase generator for adjusting the timing of the internal signals. It will be understood that the input buffer circuit 248 includes a high speed input buffer circuit as described above for each data line, DQ.
- the output driver circuitry 250 includes a driver circuit 300 or 301 as described above with reference to FIGS. 9A or 9 B for each DQ line to drive an appropriate output signal on the DQ lines.
- the illustrative example of FIG. 13 is a DRAM
- the high speed input buffer circuitry of the present invention can be included in any integrated circuit device, such as SRAM and ROM memory devices.
- An adjustable integrated circuit output driver circuit which has a push-pull output circuit comprised of a pullup and pulldown transistor.
- a series of transistors are connected in parallel to both the pullup and pulldown transistors.
- the gates of the parallel transistors are selectively controlled to adjust the driver current connected to a data bus line.
- Adjustable slew rate control circuits are describe which are coupled to the pullup and pulldown transistors. Slew rate control circuitry and output control circuitry is provided to selectively adjust the driver circuit either during manufacture or after installation on a data bus.
Abstract
Description
- The present invention relates generally to integrated circuits and in particular the present invention relates to data output drivers for high speed data transmissions.
- Integrated circuits typically include a number of input/output pins which are used for communication with additional circuitry. For example, an integrated memory device such as a dynamic random access memory (DRAM) includes both control inputs for receiving memory operation control signals, and data pins for bi-directional data communication with an external system or processor.
- The data transmission rate of modem integrated circuits is primarily limited by internal circuitry operating speeds. That is, communication networks have been developed which can transmit signals between circuitry at a rate that is faster than the capacity of many integrated circuits. To address the need for faster circuits, a group of integrated circuits can be combined on a common bus. In this configuration, each integrated circuit operates in a coordinated manner with the other integrated circuits to share data which is transmitted at a high speed. For example, a group of memory devices, such as DRAMs, static RAMs, or read only memories (ROM), can be connected to a common data bus. The data rate of the bus may be substantially faster than the feasible operating speed of the individual memories. Each memory, therefore, is operated so that while one memory is processing received data, another memory is receiving new data. By providing an appropriate number of memory devices and an efficient control system, very high speed data transmissions can be achieved.
- As the transmission rate of the data communication signals continues to increase, new circuitry and methods are needed to accurately transmit data from each integrated circuit. One proposed solution is a bus driver described in U.S. Pat. No. 5,254,883. This bus driver circuit uses parallel open-drain output transistors. The output transistors are fabricated in different sizes and selectively activated to control the bus current. This technique requires a relatively large number of output transistors to implement.
- For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for a high speed output driver circuit which is fully adjustable, and requires a limited number of output transistors.
- The above mentioned problems with integrated circuit data transmission and other problems are addressed by the present invention and which will be understood by reading and studying the following specification. An adjustable output driver circuit is described which includes an adjustable push-pull output, and an adjustable slew rate control.
- In particular, the present invention describes an integrated circuit output driver circuit comprising a push-pull output comprising a pullup output transistor having a drain connected to a data communication line, and a pulldown output transistor having a drain connected to the data communication line. The integrated circuit output driver circuit further comprises a first adjustable circuit connected to a source of the pullup output transistor for adjusting a resistance between the drain of the pullup output transistor and a first reference voltage, and a second adjustable circuit connected to a source of the pulldown output transistor for adjusting a resistance between the source of the pulldown output transistor and a second reference voltage.
- In an alternate embodiment, a synchronous memory device is described. The memory comprises an array of memory cells for storing data received on a data communication line, and an output driver circuit for outputting data read from the array of memory cells. The output driver circuit comprises a push-pull output comprising a pullup output transistor having a drain connected to the data communication line, and a pulldown output transistor having a drain connected to the data communication line. The output driver circuit further comprises a first adjustable circuit connected to a source of the pullup output transistor for adjusting a resistance between the source of the pullup output transistor and a first reference voltage, and a second adjustable circuit connected to a source of the pulldown output transistor for adjusting a resistance between the source of the pulldown output transistor and a second reference voltage. The first adjustable circuit comprises a first plurality of transistors connected in parallel and each having a drain connected to the source of the pullup transistor and the first reference voltage. The second adjustable circuit comprises a second plurality of transistors connected in parallel and each having a drain connected to the source of the pulldown transistor and the second reference voltage.
- In yet another embodiment, an integrated circuit output driver circuit is described which comprises an output transistor having a drain connected to a data communication line, and an adjustable circuit connected to a source of the output transistor for adjusting a resistance between the source of the output transistor and a first reference voltage.
- FIG. 1 is a diagram of a memory bus;
- FIG. 2 is a diagram of an alternate memory bus;
- FIG. 3 is a block diagram of a dual receiver input buffer circuit;
- FIG. 4 is a schematic diagram of a single receiver high speed input buffer;
- FIG. 5 is a timing diagram of the operation of the input buffer of FIG. 4;
- FIG. 6 is a timing diagram of select voltages of the input buffer of FIG. 4;
- FIG. 7 is a schematic diagram of an alternate high speed input buffer;
- FIGS. 8A, B and C is a timing diagram of the operation of the input buffer of FIG. 7;
- FIG. 9A is a schematic diagram of an adjustable output driver circuit;
- FIG. 9B is a schematic diagram of an alternate adjustable output driver circuit;
- FIG. 10A is a block diagram of a slew rate control circuit;
- FIG. 10B is a block diagram of an output control circuit;
- FIG. 11 is a diagram of the output of the driver circuit of FIG. 9;
- FIG. 12 is an alternate diagram of the output of the driver circuit of FIG. 9; and
- FIG. 13 is a block diagram of a memory device incorporating an adjustable output driver.
- In the following detailed description of the preferred embodiments, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific preferred embodiments in which the inventions may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that logical, mechanical and electrical changes may be made without departing from the spirit and scope of the present inventions. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present inventions is defined only by the appended claims.
- FIG. 1 is a simplified illustration of a
memory bus 100 which includes acontrol circuit 102 to provide control and data signals to a number of integrated circuits 104(0)-104(x) via a plurality ofcommunication lines 106. The communication lines are terminated with an appropriate termination circuit 108 (generally illustrated as a resistor) coupled to a termination voltage (Vterm). - FIG. 2 is a simplified illustration of a
memory bus 112 which includes a centrally locatedcontrol circuit 102 to provide control and data signals to a number of integrated circuits 104(0)-104(x), and 114(0)-114(x) via a plurality ofcommunication lines 116. The communication lines are terminated at both ends with an appropriate termination circuit 118(1) and 118(2) (generally illustrated as a resistor) coupled to a termination voltage (Vterm). The preferred value of Vterm is ½(Vdd−Vss), but can be any mid-supply level. - FIG. 3 is a block diagram of an
input buffer 119 connected to adata input 120. The buffer includes tworeceiver circuits latch circuits - Referring to FIG. 4, a high
speed input buffer 150 is described which uses areceiver 152 and alatch circuit 154 to produce an internal data signal (Data) onoutput 156. Thereceiver 152 circuit operates in response to internal signals which are based upon different phases of a common clock signal provided on a bus coupled to other integrated circuits. The internal signals are an equilibrate signal (EQ*), a sense signal (Sense), and a sample signal (Sample). The receiver is connected to the bus termination voltage (Vterm) and is connected to the bus data line throughdata input connection 120. - The
receiver 152 is comprised of a p-typesense amplifier circuit 158 having a pair of cross coupled p-type transistors, and an n-type sense amplifier 160 having a pair of cross coupled n-type transistors. Anequilibrate circuit 162 is provided to equilibrate the common nodes of the sense amplifiers (nodes A and B) to Vterm.Coupling circuitry node 120 and Vterm to nodes A and B, respectively, in response to the Sample signal. To better understand the operation of the input buffer, reference is made to the timing diagram of FIG. 5. - As illustrated in FIG. 5, the equilibrate signal (EQ*) transitions low at time t1 to activate
transistors equilibrate circuit 162.Transistors coupling circuit 164 to coupleinput 120 to nodeA. Couple circuit 166, likewise, is activated to couple node B to the termination voltage, Vterm. With the Sense signal low at time t2,node 180 of the p-sense amplifier circuit 158 is coupled low, andnode 174 of the n-sense amplifier is coupled to Vterm throughtransistor 176. At time t3, the Sense signal transitions high to activatetransistor 178 andcouple node 174 to ground. The Sample signal transitions low to isolate nodes A and B such that p-sense amplifier and n-sense amplifier amplify nodes A and B to an appropriate voltage level. The Latch* signal transitions high at time t3 to activatelatch circuit 154. Thus,coupling circuit 182 is activated to couple the inverse of node B toinverter circuit 184. When the Latch* signal returns to a low state,circuit 182 is deactivated andcircuit 186 is activated to latchinverter 184. Although the latch is connected to node B,latch circuit 154 can be coupled to node A and is not intended to limited the present invention. It will be understood by those skilled in the art that the signals illustrated in FIG. 5 are internally generated in response to an externally received clock signal. Thus, the input data buffer is operated off different phases of the clock signal. - FIG. 6 illustrates the voltages on nodes A and B and the
output node 156 upon receipt of a high input data signal. At time t1 Nodes A and B are equilibrated to Vterm. At time t2, node A is coupled to input 120 and increases in voltage. At time t3, the sense amplifier circuitry is activated and nodes A and B are amplified. At the same time, node B is coupled to the latch circuit and the output data signal on 156 is coupled to node B. - FIG. 7 is a schematic diagram of a high speed input buffer having two
parallel receivers latch circuits receivers receiver 152 and operate in a similar manner, as described above with reference to FIG. 4. The timing diagram of FIGS. 8A, 8B and 8C illustrate the operation of the high speed input buffer of FIG. 7. The data signal provide on the DQ line is sampled by bothreceivers - FIG. 9A is a schematic diagram of an
output driver circuit 300. The output driver circuit includes apullup output transistor 302 and apulldown output transistor 304 connected toDQ output line 306 and configured as a push-pull output. A series of transistors 308(a)-308(x) are connected to the source ofoutput transistor 302. Thetransistors 308 are fabricated so that the activated drain to source resistance of each transistor is different from the other. Preferably, the transistors are fabricated in a binary relationship such that transistor 308(b) has twice the resistance of 308(a) and 308(x) has twice the resistance of 308(b). It will be appreciated that other relationships can be used in alternate embodiments to achieve the adjustable features of the output driver, as described below. The transistors 308(a)-(x) are selectively activated by signals provided on gates 310(a)-(x) so that the resistance connected between the source oftransistor 302 and a reference voltage is adjustable. - A series of transistors312(a)-312(x) are connected in parallel to the source of
output transistor 304 and selectively activated by signals provided on gates 314(a)-314(x) so that the resistance connected between the source oftransistor 304 and a reference voltage is adjustable. Preferably,transistors 312 are fabricated in the same binary manner astransistors 308. That is,transistors 312 are designed to mirrortransistors 308. - A slew
rate control circuit 322 is connected togate 316 of theoutput pullup transistor 302. The slewrate control circuit 322 includes a push-pull circuit comprised oftransistors transistors transistor 318 and a reference voltage. Thetransistors 324 are fabricated so that the activated drain to source resistance of each transistor is different from the other. Preferably, the transistors are fabricated in a binary relationship such that transistor 324(b) has twice the resistance of 324(a) and 324(x) has twice the resistance of 324(b). It will be appreciated that other relationships can be used in alternate embodiments to achieve the adjustable features of the slew rate control, as described below. The transistors 324(a)-(x) are selectively activated by signals provided on gates 326(a)-(x) so that the resistance connected to the source oftransistor 318 is adjustable. - A series of transistors328(a)-(x) are connected in parallel between the source of
transistor 320 and a reference voltage. Thetransistors 328 are fabricated so that the activated drain to source resistance of each transistor is different from the other. Preferably, the transistors are fabricated in the same binary manner astransistors 324. It will be appreciated that other relationships can be used in alternate embodiments to achieve the adjustable features of the slew rate control circuit, as described below. - A slew
rate control circuit 332 is connected togate 305 of theoutput pulldown transistor 304. The slewrate control circuit 332 includes a push-pull circuit comprised oftransistors transistors transistor 334 and a reference voltage. Thetransistors 338 are fabricated so that the activated drain to source resistance of each transistor is different from the other, as described above with reference totransistors 324. Transistors 338(a)-(x) are selectively activated by gates 340(a)-(x) so that the resistance connected to the source oftransistor 334 is adjustable. - A series of transistors342(a)-(x) are connected to the source of
transistor 336. Thetransistors 342 are fabricated so that the activated drain to source resistance of each transistor is different from the other. Preferably, the transistors are fabricated in the same binary manner astransistors 338. In a preferred embodiment, gate signals on gates 344(a)-(x) and the inverse of gates 340(a)-(x), and the gate signals on gates 330(a)-(x) and the inverse of gates 326(a)-(x). - FIG. 9B is a schematic diagram of an adjustable open-drain output driver circuit including half of the driver circuit of FIG. 9A. The driver circuit includes a
pulldown transistor 304 which has a drain connected to theDQ output 306. The source ofoutput transistor 304 is connected to a series of transistors 312(a)-(x), as described above for adjusting a source resistance. A slewrate control circuit 332 is connected to the gate oftransistor 304 for controlling the activation oftransistor 304 to reduce noise experienced on the DQ line. The slew rate control circuit includes a first series of parallel connected transistors 338(a)-(x) and a second series of parallel connected transistors 342(a)-(x), as described above for controlling the pullup and pulldown resistances of the slew rate control circuit. This embodiment of the output driver circuit is particularly applicable to a bus adapted to receive open drain output devices. - FIG. 10A is a block diagram of a slew
rate generator circuit 350 which controls the gate signals ongates slew rate circuits generator circuit 350 preferably includesfuse circuitry 351 to selectively activate the gate signals. That is, the fuse circuits are programmed during the manufacture of the integrated circuit, so that theoutput transistors DQ line 306 bytransistors slew generator circuit 350 includes fuse circuits in a preferred embodiment, the circuit could receive optional feedback signals 352 to allow for custom control of theslew rate circuits - FIG. 10B is a block diagram of an
output control circuit 360 for selectively activating a signal on gates 310(a)-(x) and/or 314(a)-(x). Thecontrol circuit 360 in a preferred embodiment receives external signals on lines 362 to controltransistors output transistors transistors lines output circuit 302/304 can be initially adjusted to an output current which is approximated to be the required value. - FIG. 11 is a diagram of the output signal from the
output driver circuit 300 of FIG. 9A. The circuit is fabricated with three slew transistors (a)-(c) for eachtransistors series data bus 306 as received at a far end of the data bus. That is, the signal is illustrated as it would appear to a device located a remote end of the bus. Signal B illustrates an output generated by the receiving device (not shown) in response to signal A. - FIG. 12 is an alternate diagram of the output signal from the
output driver circuit 300 of FIG. 9A with different output transistor resistances. The circuit is fabricated with three slew transistors (a)-(c) for eachtransistors series data bus 306 as received at a far end of the data bus, and signal B illustrates an output generated by the receiving device (not shown) in response to signal A. Because the pullup and pulldown resistances of the output driver are different, signal A of FIG. 10B has a smaller voltage swing that signal A of FIG. 10A. - FIG. 13 is a block diagram of a dynamic random access memory device240 (DRAM) incorporating a high
speed output driver 300, as described above. The memory includesaddress circuitry 242 for accessing amemory array 241 in response to address signals provided oninput lines 243.Control circuitry 252 is provided for controlling the read and write operations of the memory in response to control signals 254. Aphase generator circuit 244 is provided to generate internal signals DQ*, Sample, Sense, and Latch* for the input buffer circuit. Vernier adjustcircuit 245 is coupled to the phase generator for adjusting the timing of the internal signals. It will be understood that theinput buffer circuit 248 includes a high speed input buffer circuit as described above for each data line, DQ. Likewise, theoutput driver circuitry 250 includes adriver circuit - An adjustable integrated circuit output driver circuit is described which has a push-pull output circuit comprised of a pullup and pulldown transistor. A series of transistors are connected in parallel to both the pullup and pulldown transistors. The gates of the parallel transistors are selectively controlled to adjust the driver current connected to a data bus line. Adjustable slew rate control circuits are describe which are coupled to the pullup and pulldown transistors. Slew rate control circuitry and output control circuitry is provided to selectively adjust the driver circuit either during manufacture or after installation on a data bus.
- Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. Therefore, it is manifestly intended that this invention be limited only by the claims and the equivalents thereof.
Exhibit A Appl. No. Atty Dkt # Applicants Filed Title 08/743,614 500476.01 Brent Keeth Nov-04-96 AdjustabIe Output Driver Circuit (660073.726) 09/316,744 500476.02 Brent Keeth May-21-99 Adjustable Output Driver Circuit (660073.726C1) Not yet 500476.03 Brent Keeth Aug-07-01 Adjustable Output Driver Circuit assigned
Claims (23)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/924,363 US6437600B1 (en) | 1996-11-04 | 2001-08-07 | Adjustable output driver circuit |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/743,614 US5917758A (en) | 1996-11-04 | 1996-11-04 | Adjustable output driver circuit |
US09/316,744 US6326810B1 (en) | 1996-11-04 | 1999-05-21 | Adjustable output driver circuit |
US09/924,363 US6437600B1 (en) | 1996-11-04 | 2001-08-07 | Adjustable output driver circuit |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/316,744 Division US6326810B1 (en) | 1996-11-04 | 1999-05-21 | Adjustable output driver circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020027449A1 true US20020027449A1 (en) | 2002-03-07 |
US6437600B1 US6437600B1 (en) | 2002-08-20 |
Family
ID=24989463
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/743,614 Expired - Lifetime US5917758A (en) | 1996-11-04 | 1996-11-04 | Adjustable output driver circuit |
US09/316,744 Expired - Lifetime US6326810B1 (en) | 1996-11-04 | 1999-05-21 | Adjustable output driver circuit |
US09/924,363 Expired - Lifetime US6437600B1 (en) | 1996-11-04 | 2001-08-07 | Adjustable output driver circuit |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/743,614 Expired - Lifetime US5917758A (en) | 1996-11-04 | 1996-11-04 | Adjustable output driver circuit |
US09/316,744 Expired - Lifetime US6326810B1 (en) | 1996-11-04 | 1999-05-21 | Adjustable output driver circuit |
Country Status (1)
Country | Link |
---|---|
US (3) | US5917758A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030132779A1 (en) * | 2002-01-11 | 2003-07-17 | Samsung Electronics Co., Ltd. | Receiver circuit of semiconductor integrated circuit |
US20050222751A1 (en) * | 2004-04-06 | 2005-10-06 | Honda Motor Co., Ltd | Method for refining traffic flow data |
Families Citing this family (89)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6133751A (en) | 1998-08-05 | 2000-10-17 | Xilinx, Inc. | Programmable delay element |
US5841296A (en) * | 1997-01-21 | 1998-11-24 | Xilinx, Inc. | Programmable delay element |
JPH10215156A (en) * | 1997-01-29 | 1998-08-11 | Nec Corp | Delay time variable device |
SG68690A1 (en) | 1997-10-29 | 1999-11-16 | Hewlett Packard Co | Integrated circuit assembly having output pads with application specific characteristics and method of operation |
US6114895A (en) * | 1997-10-29 | 2000-09-05 | Agilent Technologies | Integrated circuit assembly having output pads with application specific characteristics and method of operation |
US6111446A (en) | 1998-03-20 | 2000-08-29 | Micron Technology, Inc. | Integrated circuit data latch driver circuit |
US6430242B1 (en) * | 1998-06-15 | 2002-08-06 | International Business Machines Corporation | Initialization system for recovering bits and group of bits from a communications channel |
US6094727A (en) | 1998-06-23 | 2000-07-25 | Micron Technology, Inc. | Method and apparatus for controlling the data rate of a clocking circuit |
US6222389B1 (en) * | 1999-03-25 | 2001-04-24 | International Business Machines Corporation | Assisted gunning transceiver logic (AGTL) bus driver |
US6295233B1 (en) * | 1999-07-19 | 2001-09-25 | Hynix Semiconductor | Current controlled open-drain output driver |
JP3463628B2 (en) * | 1999-10-18 | 2003-11-05 | 日本電気株式会社 | Semiconductor circuit having slew rate adjustable output circuit, method of adjusting the same, and automatic adjusting device |
US6304121B1 (en) * | 2000-04-05 | 2001-10-16 | Entridia Corporation | Process strength indicator |
US6256235B1 (en) * | 2000-06-23 | 2001-07-03 | Micron Technology, Inc. | Adjustable driver pre-equalization for memory subsystems |
US6333639B1 (en) * | 2000-06-23 | 2001-12-25 | Micron Technology, Inc. | Method and apparatus for independent output driver calibration |
US6618786B1 (en) * | 2000-08-28 | 2003-09-09 | Rambus Inc. | Current-mode bus line driver having increased output impedance |
US6411553B1 (en) | 2000-08-31 | 2002-06-25 | Micron Technology, Inc. | Single ended data bus equilibration scheme |
US6559690B2 (en) * | 2001-03-15 | 2003-05-06 | Micron Technology, Inc. | Programmable dual drive strength output buffer with a shared boot circuit |
EP1286469A1 (en) * | 2001-07-31 | 2003-02-26 | Infineon Technologies AG | An output driver for integrated circuits and a method for controlling the output impedance of an integrated circuit |
KR100816131B1 (en) * | 2001-09-03 | 2008-03-21 | 주식회사 하이닉스반도체 | Output driver circuit |
JP2003100097A (en) * | 2001-09-25 | 2003-04-04 | Mitsubishi Electric Corp | Semiconductor device and its test method |
GB2381882B (en) * | 2001-11-09 | 2005-11-09 | Micron Technology Inc | Voltage clamp circuit |
EP1451932B1 (en) * | 2001-11-27 | 2006-08-23 | Koninklijke Philips Electronics N.V. | Output driver comprising an improved control circuit |
JP3667690B2 (en) | 2001-12-19 | 2005-07-06 | エルピーダメモリ株式会社 | Output buffer circuit and semiconductor integrated circuit device |
EP1372265A1 (en) * | 2002-06-10 | 2003-12-17 | STMicroelectronics S.r.l. | Digital system with an output buffer with a switching current settable to load-independent constant values |
US20040013003A1 (en) * | 2002-07-19 | 2004-01-22 | Micron Technology, Inc. | First bit data eye compensation for open drain output driver |
KR100482367B1 (en) * | 2002-08-09 | 2005-04-13 | 삼성전자주식회사 | Data output buffer and method of semiconductor memory device thereof |
US7345511B2 (en) * | 2002-08-29 | 2008-03-18 | Technion Research & Development Foundation Ltd. | Logic circuit and method of logic circuit design |
KR100505645B1 (en) * | 2002-10-17 | 2005-08-03 | 삼성전자주식회사 | Output driver capable of controlling slew rate of output signal according to operating frequency information or CAS latency information |
US6700823B1 (en) * | 2002-10-30 | 2004-03-02 | Lattice Semiconductor Corporation | Programmable common mode termination for input/output circuits |
US6975135B1 (en) * | 2002-12-10 | 2005-12-13 | Altera Corporation | Universally programmable output buffer |
KR100506061B1 (en) * | 2002-12-18 | 2005-08-03 | 주식회사 하이닉스반도체 | Memory Device Comprising Parameter Control Device |
EP1625662A1 (en) * | 2003-05-12 | 2006-02-15 | Koninklijke Philips Electronics N.V. | Buffer circuit |
US20050070929A1 (en) * | 2003-09-30 | 2005-03-31 | Dalessandro David A. | Apparatus and method for attaching a surgical buttress to a stapling apparatus |
KR100564586B1 (en) * | 2003-11-17 | 2006-03-29 | 삼성전자주식회사 | Data output driver for controlling slew rate of output signal according to bit organization |
DE10354501B4 (en) * | 2003-11-21 | 2007-07-05 | Infineon Technologies Ag | Logic circuit arrangement |
TWI271032B (en) * | 2004-04-06 | 2007-01-11 | Samsung Electronics Co Ltd | Output drivers having adjustable swing widths during test mode operation |
DE102004016978A1 (en) * | 2004-04-07 | 2005-06-30 | Infineon Technologies Ag | Control circuit for use with output driver, has amplifier circuit to adjust phase voltage level of output signal from output driver, and resistance circuit to adjust control voltage level of control signal based on resistance value |
KR100579045B1 (en) * | 2004-04-14 | 2006-05-12 | 삼성전자주식회사 | Transmission line driver capable of controlling slew rate thereof, and method for driving transmission line |
US7123047B2 (en) * | 2004-08-18 | 2006-10-17 | Intel Corporation | Dynamic on-die termination management |
US20060158224A1 (en) * | 2005-01-14 | 2006-07-20 | Elite Semiconductor Memory Technology, Inc. | Output driver with feedback slew rate control |
US8004316B2 (en) * | 2005-02-16 | 2011-08-23 | Technion Research & Development Foundation Ltd. | Logic circuit and method of logic circuit design |
KR100673897B1 (en) * | 2005-03-02 | 2007-01-25 | 주식회사 하이닉스반도체 | Output driver in semiconductor device |
US20060284658A1 (en) * | 2005-06-20 | 2006-12-21 | Wright Bradley J | Rise and fall balancing circuit for tri-state inverters |
US8130560B1 (en) | 2006-11-13 | 2012-03-06 | Google Inc. | Multi-rank partial width memory modules |
US8327104B2 (en) | 2006-07-31 | 2012-12-04 | Google Inc. | Adjusting the timing of signals associated with a memory system |
US7590796B2 (en) | 2006-07-31 | 2009-09-15 | Metaram, Inc. | System and method for power management in memory systems |
US20080082763A1 (en) | 2006-10-02 | 2008-04-03 | Metaram, Inc. | Apparatus and method for power management of memory circuits by a system or component thereof |
US8055833B2 (en) | 2006-10-05 | 2011-11-08 | Google Inc. | System and method for increasing capacity, performance, and flexibility of flash storage |
US8077535B2 (en) | 2006-07-31 | 2011-12-13 | Google Inc. | Memory refresh apparatus and method |
US8090897B2 (en) | 2006-07-31 | 2012-01-03 | Google Inc. | System and method for simulating an aspect of a memory circuit |
US9507739B2 (en) | 2005-06-24 | 2016-11-29 | Google Inc. | Configurable memory circuit system and method |
KR101318116B1 (en) | 2005-06-24 | 2013-11-14 | 구글 인코포레이티드 | An integrated memory core and memory interface circuit |
US8359187B2 (en) | 2005-06-24 | 2013-01-22 | Google Inc. | Simulating a different number of memory circuit devices |
US8041881B2 (en) | 2006-07-31 | 2011-10-18 | Google Inc. | Memory device with emulated characteristics |
US20080028136A1 (en) | 2006-07-31 | 2008-01-31 | Schakel Keith R | Method and apparatus for refresh management of memory modules |
US7392338B2 (en) | 2006-07-31 | 2008-06-24 | Metaram, Inc. | Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits |
US8244971B2 (en) | 2006-07-31 | 2012-08-14 | Google Inc. | Memory circuit system and method |
US8111566B1 (en) | 2007-11-16 | 2012-02-07 | Google, Inc. | Optimal channel design for memory devices for providing a high-speed memory interface |
US8060774B2 (en) | 2005-06-24 | 2011-11-15 | Google Inc. | Memory systems and memory modules |
US8397013B1 (en) | 2006-10-05 | 2013-03-12 | Google Inc. | Hybrid memory module |
US9171585B2 (en) | 2005-06-24 | 2015-10-27 | Google Inc. | Configurable memory circuit system and method |
US8335894B1 (en) | 2008-07-25 | 2012-12-18 | Google Inc. | Configurable memory system with interface circuit |
US8619452B2 (en) | 2005-09-02 | 2013-12-31 | Google Inc. | Methods and apparatus of stacking DRAMs |
US8796830B1 (en) | 2006-09-01 | 2014-08-05 | Google Inc. | Stackable low-profile lead frame package |
US8089795B2 (en) | 2006-02-09 | 2012-01-03 | Google Inc. | Memory module with memory stack and interface with enhanced capabilities |
US8386722B1 (en) | 2008-06-23 | 2013-02-26 | Google Inc. | Stacked DIMM memory interface |
US7580312B2 (en) | 2006-07-31 | 2009-08-25 | Metaram, Inc. | Power saving system and method for use with a plurality of memory circuits |
US8081474B1 (en) | 2007-12-18 | 2011-12-20 | Google Inc. | Embossed heat spreader |
US7609567B2 (en) | 2005-06-24 | 2009-10-27 | Metaram, Inc. | System and method for simulating an aspect of a memory circuit |
US10013371B2 (en) | 2005-06-24 | 2018-07-03 | Google Llc | Configurable memory circuit system and method |
US9542352B2 (en) | 2006-02-09 | 2017-01-10 | Google Inc. | System and method for reducing command scheduling constraints of memory circuits |
US7386656B2 (en) | 2006-07-31 | 2008-06-10 | Metaram, Inc. | Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit |
US8438328B2 (en) | 2008-02-21 | 2013-05-07 | Google Inc. | Emulation of abstracted DIMMs using abstracted DRAMs |
KR100733415B1 (en) * | 2005-09-29 | 2007-06-29 | 주식회사 하이닉스반도체 | Semiconductor memory device and method for driving bit line sense amplifier thereof |
US7512019B2 (en) * | 2005-11-02 | 2009-03-31 | Micron Technology, Inc. | High speed digital signal input buffer and method using pulsed positive feedback |
US9632929B2 (en) | 2006-02-09 | 2017-04-25 | Google Inc. | Translating an address associated with a command communicated between a system and memory circuits |
US7724589B2 (en) | 2006-07-31 | 2010-05-25 | Google Inc. | System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits |
US7656209B2 (en) * | 2006-11-03 | 2010-02-02 | Micron Technology, Inc. | Output slew rate control |
US7902875B2 (en) | 2006-11-03 | 2011-03-08 | Micron Technology, Inc. | Output slew rate control |
US7646229B2 (en) * | 2006-11-03 | 2010-01-12 | Micron Technology, Inc. | Method of output slew rate control |
US7596039B2 (en) * | 2007-02-14 | 2009-09-29 | Micron Technology, Inc. | Input-output line sense amplifier having adjustable output drive capability |
US7679414B1 (en) * | 2007-07-10 | 2010-03-16 | Marvell Israel (Misl) Ltd. | Method and apparatus for tuning delay |
US8209479B2 (en) | 2007-07-18 | 2012-06-26 | Google Inc. | Memory circuit system and method |
US8080874B1 (en) | 2007-09-14 | 2011-12-20 | Google Inc. | Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween |
US7859916B2 (en) * | 2007-12-18 | 2010-12-28 | Micron Technology, Inc. | Symmetrically operating single-ended input buffer devices and methods |
EP2441007A1 (en) | 2009-06-09 | 2012-04-18 | Google, Inc. | Programming of dimm termination resistance values |
KR101796116B1 (en) | 2010-10-20 | 2017-11-10 | 삼성전자 주식회사 | Semiconductor device, memory module and memory system having the same and operating method thereof |
US9093997B1 (en) | 2012-11-15 | 2015-07-28 | Mie Fujitsu Semiconductor Limited | Slew based process and bias monitors and related methods |
US9911471B1 (en) * | 2017-02-14 | 2018-03-06 | Micron Technology, Inc. | Input buffer circuit |
Family Cites Families (78)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4096402A (en) * | 1975-12-29 | 1978-06-20 | Mostek Corporation | MOSFET buffer for TTL logic input and method of operation |
US4404474A (en) * | 1981-02-06 | 1983-09-13 | Rca Corporation | Active load pulse generating circuit |
US4638187A (en) * | 1985-10-01 | 1987-01-20 | Vtc Incorporated | CMOS output buffer providing high drive current with minimum output signal distortion |
GB2184622B (en) * | 1985-12-23 | 1989-10-18 | Philips Nv | Outputbuffer and control circuit providing limited current rate at the output |
JPS6337894A (en) | 1986-07-30 | 1988-02-18 | Mitsubishi Electric Corp | Random access memory |
KR0141494B1 (en) * | 1988-01-28 | 1998-07-15 | 미다 가쓰시게 | High speed sensor system using a level shift circuit |
JPH02112317A (en) * | 1988-10-20 | 1990-04-25 | Nec Corp | Output circuit |
US4958088A (en) * | 1989-06-19 | 1990-09-18 | Micron Technology, Inc. | Low power three-stage CMOS input buffer with controlled switching |
US5165046A (en) * | 1989-11-06 | 1992-11-17 | Micron Technology, Inc. | High speed CMOS driver circuit |
JP2671538B2 (en) * | 1990-01-17 | 1997-10-29 | 松下電器産業株式会社 | Input buffer circuit |
US5426610A (en) | 1990-03-01 | 1995-06-20 | Texas Instruments Incorporated | Storage circuitry using sense amplifier with temporary pause for voltage supply isolation |
US5239206A (en) * | 1990-03-06 | 1993-08-24 | Advanced Micro Devices, Inc. | Synchronous circuit with clock skew compensating function and circuits utilizing same |
US5023488A (en) * | 1990-03-30 | 1991-06-11 | Xerox Corporation | Drivers and receivers for interfacing VLSI CMOS circuits to transmission lines |
US5243703A (en) * | 1990-04-18 | 1993-09-07 | Rambus, Inc. | Apparatus for synchronously generating clock signals in a data processing system |
IL96808A (en) * | 1990-04-18 | 1996-03-31 | Rambus Inc | Integrated circuit i/o using a high performance bus interface |
US5134311A (en) * | 1990-06-07 | 1992-07-28 | International Business Machines Corporation | Self-adjusting impedance matching driver |
JPH04135311A (en) * | 1990-09-27 | 1992-05-08 | Nec Corp | Semiconductor integrated circuit |
US5122690A (en) * | 1990-10-16 | 1992-06-16 | General Electric Company | Interface circuits including driver circuits with switching noise reduction |
US5281865A (en) * | 1990-11-28 | 1994-01-25 | Hitachi, Ltd. | Flip-flop circuit |
US5128563A (en) * | 1990-11-28 | 1992-07-07 | Micron Technology, Inc. | CMOS bootstrapped output driver method and circuit |
US5150186A (en) * | 1991-03-06 | 1992-09-22 | Micron Technology, Inc. | CMOS output pull-up driver |
US5128560A (en) * | 1991-03-22 | 1992-07-07 | Micron Technology, Inc. | Boosted supply output driver circuit for driving an all N-channel output stage |
US5220208A (en) * | 1991-04-29 | 1993-06-15 | Texas Instruments Incorporated | Circuitry and method for controlling current in an electronic circuit |
US5194765A (en) * | 1991-06-28 | 1993-03-16 | At&T Bell Laboratories | Digitally controlled element sizing |
US5276642A (en) | 1991-07-15 | 1994-01-04 | Micron Technology, Inc. | Method for performing a split read/write operation in a dynamic random access memory |
KR970005124B1 (en) * | 1991-08-14 | 1997-04-12 | 가부시끼가이샤 아드반테스트 | Variable delayed circuit |
JPH05136664A (en) * | 1991-08-14 | 1993-06-01 | Advantest Corp | Variable delay circuit |
US5498990A (en) * | 1991-11-05 | 1996-03-12 | Monolithic System Technology, Inc. | Reduced CMOS-swing clamping circuit for bus lines |
JPH05159575A (en) | 1991-12-04 | 1993-06-25 | Oki Electric Ind Co Ltd | Dynamic random-access memory |
DE4206082C1 (en) * | 1992-02-27 | 1993-04-08 | Siemens Ag, 8000 Muenchen, De | |
DE4345604B3 (en) * | 1992-03-06 | 2012-07-12 | Rambus Inc. | Device for communication with a DRAM |
US5355391A (en) * | 1992-03-06 | 1994-10-11 | Rambus, Inc. | High speed bus system |
JP3217114B2 (en) * | 1992-04-02 | 2001-10-09 | 富士通株式会社 | Semiconductor storage device |
US5278460A (en) * | 1992-04-07 | 1994-01-11 | Micron Technology, Inc. | Voltage compensating CMOS input buffer |
US5583457A (en) * | 1992-04-14 | 1996-12-10 | Hitachi, Ltd. | Semiconductor integrated circuit device having power reduction mechanism |
US5254883A (en) * | 1992-04-22 | 1993-10-19 | Rambus, Inc. | Electrical current source circuitry for a bus |
US5485490A (en) * | 1992-05-28 | 1996-01-16 | Rambus, Inc. | Method and circuitry for clock synchronization |
US5274276A (en) * | 1992-06-26 | 1993-12-28 | Micron Technology, Inc. | Output driver circuit comprising a programmable circuit for determining the potential at the output node and the method of implementing the circuit |
US5440506A (en) | 1992-08-14 | 1995-08-08 | Harris Corporation | Semiconductor ROM device and method |
US5311481A (en) * | 1992-12-17 | 1994-05-10 | Micron Technology, Inc. | Wordline driver circuit having a directly gated pull-down device |
US5347177A (en) * | 1993-01-14 | 1994-09-13 | Lipp Robert J | System for interconnecting VLSI circuits with transmission line characteristics |
US5488321A (en) * | 1993-04-07 | 1996-01-30 | Rambus, Inc. | Static high speed comparator |
US5347179A (en) * | 1993-04-15 | 1994-09-13 | Micron Semiconductor, Inc. | Inverting output driver circuit for reducing electron injection into the substrate |
US5506814A (en) | 1993-05-28 | 1996-04-09 | Micron Technology, Inc. | Video random access memory device and method implementing independent two WE nibble control |
US5381364A (en) * | 1993-06-24 | 1995-01-10 | Ramtron International Corporation | Ferroelectric-based RAM sensing scheme including bit-line capacitance isolation |
US5451898A (en) * | 1993-11-12 | 1995-09-19 | Rambus, Inc. | Bias circuit and differential amplifier having stabilized output swing |
JP3547466B2 (en) * | 1993-11-29 | 2004-07-28 | 株式会社東芝 | Memory device, serial-parallel data conversion circuit, method for writing data to memory device, and serial-parallel data conversion method |
JPH07153286A (en) | 1993-11-30 | 1995-06-16 | Sony Corp | Non-volatile semiconductor memory |
US5585740A (en) * | 1993-12-10 | 1996-12-17 | Ncr Corporation | CMOS low output voltage bus driver with controlled clamps |
US5400283A (en) * | 1993-12-13 | 1995-03-21 | Micron Semiconductor, Inc. | RAM row decode circuitry that utilizes a precharge circuit that is deactivated by a feedback from an activated word line driver |
KR0132504B1 (en) * | 1993-12-21 | 1998-10-01 | 문정환 | Data output buffer |
US5424672A (en) | 1994-02-24 | 1995-06-13 | Micron Semiconductor, Inc. | Low current redundancy fuse assembly |
US5497115A (en) * | 1994-04-29 | 1996-03-05 | Mosaid Technologies Incorporated | Flip-flop circuit having low standby power for driving synchronous dynamic random access memory |
JP3553639B2 (en) * | 1994-05-12 | 2004-08-11 | アジレント・テクノロジーズ・インク | Timing adjustment circuit |
GB2289808A (en) * | 1994-05-19 | 1995-11-29 | Motorola Gmbh | CMOS driver with programmable switching speed |
US5457407A (en) * | 1994-07-06 | 1995-10-10 | Sony Electronics Inc. | Binary weighted reference circuit for a variable impedance output buffer |
JP3537500B2 (en) * | 1994-08-16 | 2004-06-14 | バー−ブラウン・コーポレーション | Inverter device |
JP3176228B2 (en) | 1994-08-23 | 2001-06-11 | シャープ株式会社 | Semiconductor storage device |
GB9417266D0 (en) * | 1994-08-26 | 1994-10-19 | Inmos Ltd | Testing a non-volatile memory |
TW280027B (en) * | 1994-09-30 | 1996-07-01 | Rambus Inc | |
JPH08139572A (en) * | 1994-11-07 | 1996-05-31 | Mitsubishi Electric Corp | Latch circuit |
US5497127A (en) * | 1994-12-14 | 1996-03-05 | David Sarnoff Research Center, Inc. | Wide frequency range CMOS relaxation oscillator with variable hysteresis |
US5621690A (en) | 1995-04-28 | 1997-04-15 | Intel Corporation | Nonvolatile memory blocking architecture and redundancy |
JP3386924B2 (en) | 1995-05-22 | 2003-03-17 | 株式会社日立製作所 | Semiconductor device |
US5581197A (en) * | 1995-05-31 | 1996-12-03 | Hewlett-Packard Co. | Method of programming a desired source resistance for a driver stage |
US5576645A (en) * | 1995-06-05 | 1996-11-19 | Hughes Aircraft Company | Sample and hold flip-flop for CMOS logic |
US5625588A (en) * | 1995-06-06 | 1997-04-29 | Micron Technology, Inc. | Single-ended sensing using global bit lines for DRAM |
US5636173A (en) | 1995-06-07 | 1997-06-03 | Micron Technology, Inc. | Auto-precharge during bank selection |
US5621340A (en) * | 1995-08-02 | 1997-04-15 | Rambus Inc. | Differential comparator for amplifying small swing signals to a full swing output |
JP3252666B2 (en) | 1995-08-14 | 2002-02-04 | 日本電気株式会社 | Semiconductor storage device |
US5578941A (en) * | 1995-08-23 | 1996-11-26 | Micron Technology, Inc. | Voltage compensating CMOS input buffer circuit |
US5638318A (en) | 1995-09-11 | 1997-06-10 | Micron Technology, Inc. | Ferroelectric memory using ferroelectric reference cells |
US5636174A (en) | 1996-01-11 | 1997-06-03 | Cirrus Logic, Inc. | Fast cycle time-low latency dynamic random access memories and systems and methods using the same |
US5627791A (en) | 1996-02-16 | 1997-05-06 | Micron Technology, Inc. | Multiple bank memory with auto refresh to specified bank |
US5615161A (en) | 1996-02-22 | 1997-03-25 | Hal Computer Systems, Inc. | Clocked sense amplifier with positive source feedback |
US5668763A (en) | 1996-02-26 | 1997-09-16 | Fujitsu Limited | Semiconductor memory for increasing the number of half good memories by selecting and using good memory blocks |
US5760620A (en) * | 1996-04-22 | 1998-06-02 | Quantum Effect Design, Inc. | CMOS limited-voltage-swing clock driver for reduced power driving high-frequency clocks |
US5872736A (en) | 1996-10-28 | 1999-02-16 | Micron Technology, Inc. | High speed input buffer |
-
1996
- 1996-11-04 US US08/743,614 patent/US5917758A/en not_active Expired - Lifetime
-
1999
- 1999-05-21 US US09/316,744 patent/US6326810B1/en not_active Expired - Lifetime
-
2001
- 2001-08-07 US US09/924,363 patent/US6437600B1/en not_active Expired - Lifetime
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030132779A1 (en) * | 2002-01-11 | 2003-07-17 | Samsung Electronics Co., Ltd. | Receiver circuit of semiconductor integrated circuit |
US6744284B2 (en) * | 2002-01-11 | 2004-06-01 | Samsung Electronics Co, Ltd. | Receiver circuit of semiconductor integrated circuit |
US20050222751A1 (en) * | 2004-04-06 | 2005-10-06 | Honda Motor Co., Ltd | Method for refining traffic flow data |
Also Published As
Publication number | Publication date |
---|---|
US6437600B1 (en) | 2002-08-20 |
US5917758A (en) | 1999-06-29 |
US6326810B1 (en) | 2001-12-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5917758A (en) | Adjustable output driver circuit | |
US5872736A (en) | High speed input buffer | |
JP4159402B2 (en) | Data strobe input buffer, semiconductor memory device, data input buffer, and propagation delay time control method for semiconductor memory | |
US6069504A (en) | Adjustable output driver circuit having parallel pull-up and pull-down elements | |
US7426145B2 (en) | Synchronous semiconductor memory device having on-die termination circuit and on-die termination method | |
US5949254A (en) | Adjustable output driver circuit | |
US5696726A (en) | Complementary differential amplifier in which direct current amplification gain can be set arbitrarily and semiconductor memory divice using the same | |
WO2001050228A2 (en) | Low latency multi-level communication interface | |
US6845050B2 (en) | Signal delay control circuit in a semiconductor memory device | |
US6256260B1 (en) | Synchronous semiconductor memory device having input buffers and latch circuits | |
US7894260B2 (en) | Synchronous semiconductor memory device having on-die termination circuit and on-die termination method | |
US6577554B2 (en) | Semiconductor memory device for providing margin of data setup time and data hold time of data terminal | |
JPH09238068A (en) | Output driver circuit with single through-rate resistor | |
US6239642B1 (en) | Integrated circuits with variable signal line loading circuits and methods of operation thereof | |
US6226204B1 (en) | Semiconductor integrated circuit device | |
US8225417B2 (en) | Circuit for controlling signal line transmitting data and method of controlling the same | |
US6211707B1 (en) | Output buffer circuit with preset function | |
KR100293826B1 (en) | Output Buffer Circuit_ | |
KR20040105006A (en) | Clock delay circuit using variable MOS capacitance | |
KR970003237A (en) | Sensing Control Circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: ROUND ROCK RESEARCH, LLC,NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416 Effective date: 20091223 Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416 Effective date: 20091223 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |