US20020027825A1 - Dram technology compatible processor/memory chips - Google Patents

Dram technology compatible processor/memory chips Download PDF

Info

Publication number
US20020027825A1
US20020027825A1 US09/261,598 US26159899A US2002027825A1 US 20020027825 A1 US20020027825 A1 US 20020027825A1 US 26159899 A US26159899 A US 26159899A US 2002027825 A1 US2002027825 A1 US 2002027825A1
Authority
US
United States
Prior art keywords
volatile memory
dram
forming
memory cells
stacked
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/261,598
Other versions
US6452856B1 (en
Inventor
Leonard Forbes
Eugene H. Cloud
Wendell P. Noble
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Round Rock Research LLC
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US09/261,598 priority Critical patent/US6452856B1/en
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NOBLE, WENDELL P., FORBES, LEONARD, CLOUD, EUGENE H.
Publication of US20020027825A1 publication Critical patent/US20020027825A1/en
Priority to US10/191,167 priority patent/US7023040B2/en
Priority to US10/191,330 priority patent/US6924194B2/en
Priority to US10/191,329 priority patent/US6741519B2/en
Priority to US10/191,332 priority patent/US6809985B2/en
Publication of US6452856B1 publication Critical patent/US6452856B1/en
Application granted granted Critical
Priority to US11/347,989 priority patent/US20060124981A1/en
Assigned to ROUND ROCK RESEARCH, LLC reassignment ROUND ROCK RESEARCH, LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MICRON TECHNOLOGY, INC.
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/04Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0408Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
    • G11C16/0416Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a single floating gate transistor and no select transistor, e.g. UV EPROM
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66825Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H03K19/17708Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
    • H03K19/17716Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays with synchronous operation, i.e. using clock signals, e.g. of I/O or coupling register
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B99/00Subject matter not provided for in other groups of this subclass
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/08Address circuits; Decoders; Word-line control circuits
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/02Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03Making the capacitor or connections thereto
    • H10B12/033Making the capacitor or connections thereto the capacitor extending over the transistor
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/09Manufacture or treatment with simultaneous manufacture of the peripheral circuit region and memory cells

Definitions

  • the present invention relates generally to semiconductor integrated circuits and, more particularly, to DRAM technology compatible processor/memory chips.
  • DRAM Dynamic Random Access Memory
  • EEPROM Electrically Erasable and Programmable Read Only Memory
  • Flash memory Flash memory
  • DRAM Dynamic Random Access Memory
  • EEPROM Electrically Erasable and Programmable Read Only Memory
  • PDA's Programmable Logic Arrays
  • EEPROM is one for which the differences between the separately optimized technologies is the greatest.
  • the typical EEPROM cell consists of a MOSFET with two stacked gates, a floating gate directly over the device channel and a control gate atop and capacitively coupled to it.
  • PLAs on a DRAM die would be well suited for memory address correction/repair by changing the addresses to remove faulty rows/columns, and replace them with functional ones.
  • An example of a redundancy repair scheme is shown in U.S. Pat. No. 5,324,681 issued Lowrey on Jun. 28, 1994. Another is provided in U.S. Pat. No. 4,051,354 issued Choate on Sep. 27, 1997. Another is provide in U.S. Pat. No. 5,327,380 issued Kersh III on Jul. 5, 1994. None of these, however, incorporate an optimized DRAM technology process flow. PLAs on a DRAM die would also be desirable for use as dedicated processors embedded on the DRAM chip.
  • Modem DRAM technologies are driven by market forces and technology limitations to converge upon a high degree of commonality in basic cell structure.
  • the cell technology has converged into two basic structural alternatives; trench capacitor and stacked capacitor.
  • a method for utilizing a trench DRAM capacitor technology to provide a compatible EEPROM cell has been described in U.S. Pat. No. 5,598,367. A different approach is needed for stacked capacitors however.
  • the present invention includes a compact non-volatile memory cell structure formed using a DRAM process technology.
  • the present invention includes a programmable logic array having a first logic plane that receives a number of input signals.
  • the first logic plane has a plurality of non-volatile memory cells arranged in rows and columns that are interconnected to provide a number of logical outputs.
  • a second logic plane is provided which has a number of non-volatile memory cells arranged in rows and columns that receive the outputs of the first logic plane and that are interconnected to produce a number of logical outputs such that the programmable logic array implements a logical function.
  • Each non-volatile memory cell includes a metal oxide semiconductor field effect transistor (MOSFET).
  • Each non-volatile memory cell includes a stacked capacitor formed according to a dynamic random access memory (DRAM) process.
  • DRAM dynamic random access memory
  • each non-volatile memory cell includes an electrical contact that couples the stacked capacitor to a gate of the MOSFET.
  • Another embodiment of the present invention includes an address decoder for a memory device.
  • the address decoder includes a number of address lines and a number of output lines.
  • the address lines, and the output lines form an array.
  • a number of non-volatile memory cells are disposed at intersections of output lines and address lines.
  • Each non-volatile memory cell includes a metal oxide semiconductor field effect transistor (MOSFET), a stacked capacitor formed according to a dynamic random access memory (DRAM) process, and an electrical contact that couples the stacked capacitor to a gate of the MOSFET.
  • the non-volatile memory cells are selectively programmed such that the non-volatile memory cells implement a logic function that selects an output line responsive to an address provided to the address lines.
  • FIG. 1 is a perspective view illustrating in detail the make up of each non-volatile memory cell according to the teachings of the present invention.
  • FIG. 2 is a simplified block diagram of a field programmable logic array (PLA) according to the teachings of the present invention.
  • PLA field programmable logic array
  • FIG. 3 is a schematic diagram illustrating generally an architecture of one embodiment of a programmable logic array (PLA) constructed according to the teachings of the present invention.
  • PLA programmable logic array
  • FIG. 4 is a schematic diagram illustrating generally an architecture of one embodiment of a programmable decoder according to the teachings of the present invention.
  • FIG. 5 illustrates application of programmed logic arrays (PLA's), formed according to the teaching of the present invention, embedded processor on a DRAM die.
  • PLA's programmed logic arrays
  • wafer and substrate used in the following description include any structure having an exposed surface with which to form the integrated circuit (IC) structure of the invention.
  • substrate is understood to include semiconductor wafers.
  • substrate is also used to refer to semiconductor structures during processing, and may include other layers that have been fabricated thereupon.
  • Both wafer and substrate include doped and undoped semiconductors, epitaxial semiconductor layers supported by a base semiconductor or insulator, as well as other semiconductor structures well known to one skilled in the art.
  • the term conductor is understood to include semiconductors, and the term insulator is defined to include any material that is less electrically conductive than the materials referred to as conductors.
  • FIG. 1 is a perspective view illustrating in detail the make up of the non-volatile memory cell, e.g. 100 , according to the teachings of the present invention.
  • the non-volatile memory cell 100 includes all the embodiments of the non-volatile memory cell structure presented and described in detail in the co-filed application attorney docket number 303.556us1, entitled “DRAM Technology Compatible Non-volatile Memory Cells,” by Wendell P. Noble and Eugene H. Cloud, which is hereby incorporated by reference in its entirety.
  • the non-volatile memory cell structure 100 includes a MOSFET 110 and a capacitor 120 fabricated using conventional DRAM process steps.
  • the MOSFET 110 includes an n-channel metal oxide semiconductor (NMOS) transistor 110 formed in a semiconducting substrate 111 .
  • the MOSFET 110 includes a gate 112 separated by a gate oxide 113 from a channel region 114 of the MOSFET 110 .
  • the gate oxide 113 has a thickness of less than 100 Angstroms ( ⁇ ) and acts as a tunneling oxide.
  • Gate 112 includes a polysilicon gate 112 , a polycide gate 112 , salicided gate structure, or other conductive gate material as known to one of ordinary skill in the art of DRAM transistor fabrication.
  • the channel region 114 couples a first diffused region 115 to a second diffused region 116 .
  • the DRAM transistor is formed according to a conventional, DRAM optimized process flow, as is known to those of ordinary skill in the art of DRAM chip fabrication.
  • the capacitor 120 is formed in a subsequent layer above the MOSFET 110 .
  • the capacitor 120 is separated from the MOSFET 110 by an insulator layer 132 .
  • Capacitor 120 includes a bottom plate 121 and a top plate 123 , or a control gate 123 which is separated from the bottom plate 121 by a dielectric layer or capacitor dielectric 122 .
  • the bottom plate 121 serves as a storage node 121 and the top plate serves as a plate capacitor 123 for the capacitor 120 .
  • the bottom plate 121 comprises a floating gate 121 for the non-volatile memory cell 100 which is connected through insulator layer 132 to gate 112 by an electrical contact 130 . In one embodiment, the entire stack 121 , 130 and 112 serves as a floating gate.
  • the top plate 123 comprises a control gate 123 for the non-volatile memory cell 100 .
  • capacitor 120 includes a stacked capacitor which is cup shaped 120 .
  • the bottom plate 121 has interior walls 121 A and exterior walls 121 B.
  • the capacitor dielectric 122 is conformal to the interior walls 121 A and the exterior walls 121 B of the bottom plate 121 .
  • the top plate 123 is conformal to the capacitor dielectric 122 .
  • a portion of the top plate 123 is located within and opposes the interior walls 121 A of the bottom plate 121 , separated therefrom by the capacitor dielectric 122 .
  • a portion of the top plate 123 is locate outside of and opposes the exterior walls 121 B of the bottom plate 121 , separated therefrom by the capacitor dielectric 122 .
  • the capacitor dielectric has a thickness of less than the equivalent of 100 Angstroms ( ⁇ ) of SiO 2 .
  • Angstroms
  • other of stacked capacitor 120 configurations such as domes or flat plates, are applicable.
  • bit lines are connected to the first and second diffused regions, 115 and 116 .
  • the bit lines may consist of diffusion lines which traverse the array.
  • the resulting non-volatile memory cell 100 has the same physical and electrical features as conventional non-volatile memory cells and thus conventional methods of programing (e.g. channel hot electron “CHE” injection) and erasure (e.g. Fowler Nordheim “F-N” tunneling) may be used.
  • conventional non-volatile memory cells have capacitive coupling ratios of 0.6 to 1.0, as defined in the co-filed application attorney docket number 303.556us1, entitled “DRAM Technology Compatible Non-volatile Memory Cells,” by Wendell P. Noble and Eugene H. Cloud
  • the inherently high stacked capacitor 120 surface area of the present invention can provide coupling ratios many times this. Therefore the gate voltage swings needed for programming and erasure are greatly reduced.
  • FIG. 2 is a simplified block diagram of a field programmable logic array (PLA) 200 according to the teachings of the present invention.
  • PLA 200 includes two major constituents: a first logic plane 220 and a second logic plane 230 .
  • the first and second logic planes 220 and 230 are formed using an array of non-volatile memory cells 100 as presented and described in detail in connection to FIG. 1.
  • the first and second logic planes 220 and 230 each comprise NOR logic circuits such that PLA 200 implements NOR-NOR logic.
  • first and second logic planes 220 and 230 are constructed from arrays of non-volatile memory cells 100 that are configured to implement AND-OR, OR-AND, NAND-NAND, NOR-OR, OR-NOR, AND-NOR, and NAND-AND logic.
  • Input lines 225 are coupled to receive a number of input signals. Inverters/drivers 250 are coupled to the input lines 225 such that first logic plane 220 is capable of receiving each of the input signals and their complements. First logic plane 220 produces a number of output signals that are logical combinations of the signals from inverters/drivers 250 . The output signals from first logic plane 220 are provided to second logic plane 230 via interconnection lines 222 . Second logic plane 230 produces a number of output signals that are logical combinations of the signals from interconnection lines 222 .
  • FIG. 3 is a schematic diagram illustrating generally an architecture of one embodiment of a programmable logic array (PLA), indicated generally at 300 , and constructed according to the teachings of the present invention.
  • PLA 300 implements an illustrative logical function using a two level logic approach.
  • PLA 300 includes first and second logic planes 310 and 320 .
  • the logic function is implemented using NOR-NOR logic.
  • First and second logic planes 310 and 320 each include an array of non-volatile memory cells 100 , as presented and described in detail in connection to FIG. 1, that are configured to implement the logical function of PLA 300 .
  • FIG. 3 is provided by way of example and not by way of limitation. Specifically, the teachings of the present application are not limited to programmable logic arrays in the NOR-NOR approach. Further, the teachings of the present application are not limited to the specific logical function shown in FIG. 3. Other logical functions can be implemented in a programmable logic array with non-volatile memory cells 100 using any one of the various two level logic approaches.
  • First logic plane 310 receives a number of input signals at input lines 312 .
  • no inverters are provided for generating complements of the input signals.
  • first logic plane 310 can include inverters to produce the complementary signals when needed in a specific application.
  • First logic plane 310 includes a number of non-volatile memory cells 100 that form an array.
  • the non-volatile memory cells 100 are located at the intersection of input lines 312 , and interconnect lines 314 . Not all of the non-volatile memory cells 100 are operatively conductive in the first logic plane. Rather, the non-volatile memory cells 100 are selectively programmed to respond to the input lines 312 and change the potential of the interconnect lines 314 so as to implement a desired logic function. Thus, some non-volatile memory cells 100 are left unprogrammed. This selective interconnection is referred to as programming since the logical function implemented by the programmable logic array is enterred into the array by the non-volatile memory cells 100 that are used at the intersections of input lines 312 , and interconnect lines 314 in the array.
  • each of the interconnect lines 314 acts as a NOR gate for the input lines 312 that are connected to the interconnect lines 314 through the non-volatile memory cells 100 of the array.
  • interconnection line 314 a acts as a NOR gate for the signals on input lines 312 a , 312 b and 312 c . That is, interconnect line 314 a is maintained at a high potential unless one or more of the non-volatile memory cells 100 that are coupled to interconnect line 314 a are turned on by a high logic level signal on one of the input line 312 .
  • each non-volatile memory cell 100 When a control gate address is activated, through input lines 312 , each non-volatile memory cell 100 either conducts or does not conduct depending on the charge stored upon its floating gate, this performs the NOR positive logic circuit function, an inversion of the OR circuit function results from inversion of data onto the interconnect lines 314 through the non-volatile memory cells 100 of the array.
  • the sense amplifiers 316 at the ends of the interconnect lines 314 are used as amplifiers and drivers for the passing data into the second array 320 . In this manner a NOR-NOR is most easily implemented utilizing the normal DRAM array structure, only the function of devices is changed.
  • second logic plane 320 comprises a second array of non-volatile memory cells 100 that are selectively programmed to provide the second level of the two level logic needed to implement a specific logical function.
  • the array of non-volatile memory cells 100 is also configured such that the output lines 318 comprise a logical NOR function of the signals from the interconnection lines 314 that are coupled to particular output lines through the non-volatile memory cells 100 of the second logic plane 320 .
  • FIG. 4 is a schematic diagram that illustrates one embodiment of a decoder, indicated generally at 400 , that is constructed according to the teachings of the present invention.
  • Decoder 400 can be used, for example, as a memory address decoder such as a column decoder or a row decoder.
  • Decoder 400 of FIG. 4 includes a number of non-volatile memory cells, e.g. 435 , as described in detail in connection with FIG. 1.
  • the number of non-volatile memory cells are formed at the intersection of output lines O 1 through O 4 with either an address line A 1 through A 3 or inverse address line ⁇ overscore (A) ⁇ 1 through ⁇ overscore (A) ⁇ 3 .
  • the inverse address lines are coupled to associated address lines through an inverter as shown.
  • non-volatile memory cell is located at the intersection of address line A 1 and output line O 1 .
  • Decoder 400 is programmed and reprogrammed according to the techniques generally know for programming conventional non-volatile memory cells.
  • any selected number of the non-volatile memory cells be operatively coupled to the address lines, A 1 through A 3 , inverse address lines, ⁇ overscore (A) ⁇ 1 through ⁇ overscore (A) ⁇ 3 , or the output lines, O 1 through O 4 .
  • the number of non-volatile memory cells are selectively programmed into the array in order to implement a desired logical function.
  • each of the output lines, O 1 through O 4 implements a NOR logic function for the address lines, A 1 through A 3 , and inverse address lines, ⁇ overscore (A) ⁇ 1 through ⁇ overscore (A) ⁇ 3 , that are connected to it through the vertical transistors.
  • output line O 1 is coupled to the drains of non-volatile memory cells 435 , 436 , and 437 .
  • Non-volatile memory cells 435 , 436 , and 437 have gates, as shown in detail in FIG. 1, that are coupled to receive signals from address lines A 1 , A 2 , and A 3 , respectively.
  • Output line O 1 produces the logical NOR of the logic values provided on address lines A 1 , A 2 , and A 3 .
  • Output line O 1 produces a low logic level when any one of the address lines A 1 , A 2 , and A 3 is brought to a high logic level and the floating gate on an associated non-volatile memory cell, as shown in detail in FIG. 1, is absent of charge (e.g. in an unprogrammed state). Further, output line O 1 produces a high logic level only when the address lines A 1 , A 2 , and A 3 are all at a low logic level.
  • the remaining output lines are selectively coupled to other non-volatile memory cells as shown to implement additional NOR functions.
  • NOR functions are chosen such that the input address lines, A 1 , A 2 , and A 3 , (and inverse address lines, ⁇ overscore (A) ⁇ 1 , ⁇ overscore (A) ⁇ 2 , ⁇ overscore (A) ⁇ 3 ) can be used to selectively address the output lines, O 1 through O 4 .
  • the logical functions implemented in array 400 are shown by way of illustration and not by way of limitation. Other logical functions can be implemented without departing from the spirit and scope of the present invention.
  • decoder 400 can be fabricated with N address input lines to uniquely select 2 N output lines.
  • two address lines, A 1 and A 2 are used to selectively access four output lines, O 1 through O 4 .
  • the purpose of address line A 3 is to hold the output lines at a low level when an address signal has not yet been received.
  • FIG. 5 illustrates application of PLA's, structure according to the teachings of the present invention, as an embedded processor on a DRAM die 500 .
  • data from the DRAM memory arrays 510 is input to the processor 520 at the top of the FIG. 5 via interconnect lines 512 .
  • processed data is sent back for storage in the DRAM arrays 510 from a data output circuit 530 via interconnect lines 514 .
  • the individual cell type for implementation of a particular processor 520 function includes a program stored in the program circuit 540 using EEPROM cells.
  • Memory is held in the memory arrays 510 and registers 590 using conventional DRAM cells.
  • the individual cell type for implementation of the particular processor 520 function includes a function and sequence circuit 550 , FLAGS 560 , one or more serial adders 570 , and a data selector 580 using PLAs constructed according to teachings of the present invention. As is shown in FIG. 5, most functions in the processor can be implemented using PLA's according to the teachings of the present invention.
  • the ability to process data stored on the DRAM die allows a number of cost effective applications that do not currently exist or that, heretofore were to costly to be commercially viable. It is particularly suited to processing data which requires a large number of parallel operations.
  • the use of programmable embedded processors avoids the necessity of transferring intermediate data on and off chip through input/output drivers and circuits and greatly speeds data processing. This aids in applications such as a dedicated signal processor in which data may be loaded in to a range of DRAM addresses and then having an algorithm such as the Fast Fourier Transform (FFT), performed on the data with the results stored in another range of DRAM memory all on the same chip.
  • FFT Fast Fourier Transform
  • the ability of an on chip non-volatile memory means that the processor program instructions, implementing various algorithms, can not only be stored on the die but also can be easily changed to suit a variety of applications.
  • the PLA's of the present invention allow powerful techniques for data processing which are especially useful for parallel data processing applications such as image processing or general Digital Signal Processing (DSP).
  • the PLA's of the present invention are also suitable for making general purpose processors embedded in a DRAM by which one could emulate a general purpose processor such as an 80C251, an 8 bit general purpose microprocessor.
  • 5-10 Mbits of the DRAM of the DRAM chip can be configured for PLA's, non-volatile storage, and where DRAM serves as registers.

Abstract

Thus, the ability to provide processor/PLA capability on a DRAM chip according to a DRAM optimized process flow has been shown by the present invention. This disclosure provides not only a technique for combining logic (implemented with PLA's) with stacked capacitor DRAM cells but also describes the alternative approach to improving system performance, namely “embedded logic in DRAMs”, not DRAMs embedded in logic.
The present invention includes a programmable logic array having a first logic plane that receives a number of input signals. The first logic plane has a plurality of non-volatile memory cells arranged in rows and columns that are interconnected to provide a number of logical outputs. A second logic plane is provided which has a number of non-volatile memory cells arranged in rows and columns that receive the outputs of the first logic plane and that are interconnected to produce a number of logical outputs such that the programmable logic array implements a logical function. Each non-volatile memory cell includes a metal oxide semiconductor field effect transistor (MOSFET). Each non-volatile memory cell includes a stacked capacitor formed according to a dynamic random access memory (DRAM) process. And, each non-volatile memory cell includes an electrical contact that couples the stacked capacitor to a gate of the MOSFET.
Another embodiment of the present invention includes an address decoder for a memory device. The address decoder includes a number of address lines and a number of output lines. The address lines, and the output lines form an array. A number of non-volatile memory cells are disposed at intersections of output lines and address lines. Each non-volatile memory cell includes a metal oxide semiconductor field effect transistor (MOSFET), a stacked capacitor formed according to a dynamic random access memory (DRAM) process, and an electrical contact that couples the stacked capacitor to a gate of the MOSFET. The non-volatile memory cells are selectively programmed such that the non-volatile memory cells implement a logic function that selects an output line responsive to an address provided to the address lines.
Methods, integrated circuits, and electronic systems are similarly provided and included within the scope of the present invention.

Description

    RELATED APPLICATIONS
  • This application is related to the co-filed and commonly assigned applications, attorney docket number 303.556US1, entitled “Dram Technology Compatible Non-volatile Memory Cells,” by Wendell P. Noble and Eugene H. Cloud, attorney docket number 303.582us1, entitled “Applications for Dram Technology Compatible EEPROM Cells,” by Eugene H. Cloud and Wendell P. Noble, and attorney docket number 303.584US1, entitled “Construction and Applications for Non-volatile Reprogrammable Switches,” by Wendell P. Noble and Eugene H. Cloud which are hereby incorporated by reference and filed of even date herewith. [0001]
  • FIELD OF THE INVENTION
  • The present invention relates generally to semiconductor integrated circuits and, more particularly, to DRAM technology compatible processor/memory chips. [0002]
  • BACKGROUND OF THE INVENTION
  • Many products need various amounts of memory. Two of the most useful types of memory are high speed, low cost memory typically implemented as Dynamic Random Access Memory (DRAM) and non-volatile memory typically implemented as Electrically Erasable and Programmable Read Only Memory (EEPROM) or Flash memory. The ability to combine DRAM and EEPROM styles of memory, as well as logic and data processing functions implemented by Programmable Logic Arrays (PLA's) especially if little or no additional manufacturing complexity is required, would allow a number of cost effective applications that do not currently exist or that, heretofore were too costly to be commercially viable. [0003]
  • With the increasing array density of successive generations of DRAM chips, the attractiveness of merging other functions onto the chip also increases. However, any successful merged technology product must be cost competitive with the existing alternative of combining separate chips at the card or package level, each being produced with independently optimized technologies. Any significant addition of process steps to an existing DRAM technology in order to provide added functions such as high speed logic, SRAM or EEPROM becomes rapidly cost prohibitive due to the added process complexity cost and decreased yield. Thus, there is a need for a means of providing additional functions on a DRAM chip with little or no modification of the DRAM optimized process flow. [0004]
  • Among the desired additional functions, EEPROM is one for which the differences between the separately optimized technologies is the greatest. The typical EEPROM cell consists of a MOSFET with two stacked gates, a floating gate directly over the device channel and a control gate atop and capacitively coupled to it. [0005]
  • It would be very desirable to reduce all the major elements of a PC on to a single chip, including CPU, memory and input/output. While at the present time it may not be possible to make a whole PC on a single die, many processor like functions might most conveniently be embedded on the DRAM die. PLAs on a DRAM die would be well suited for memory address correction/repair by changing the addresses to remove faulty rows/columns, and replace them with functional ones. An example of a redundancy repair scheme is shown in U.S. Pat. No. 5,324,681 issued Lowrey on Jun. 28, 1994. Another is provided in U.S. Pat. No. 4,051,354 issued Choate on Sep. 27, 1997. Another is provide in U.S. Pat. No. 5,327,380 issued Kersh III on Jul. 5, 1994. None of these, however, incorporate an optimized DRAM technology process flow. PLAs on a DRAM die would also be desirable for use as dedicated processors embedded on the DRAM chip. [0006]
  • Recent publications outline the problems in trying to embed DRAMs in high performance ULSI logic. The conclusions are that because of the height differences between conventional stacked capacitor DRAM cells and high performance logic circuits that this can only be reasonably accomplished with trench capacitor DRAMS. [0007]
  • Modem DRAM technologies are driven by market forces and technology limitations to converge upon a high degree of commonality in basic cell structure. For the DRAM technology generations from 4 Mbit through 1 Gbit, the cell technology has converged into two basic structural alternatives; trench capacitor and stacked capacitor. A method for utilizing a trench DRAM capacitor technology to provide a compatible EEPROM cell has been described in U.S. Pat. No. 5,598,367. A different approach is needed for stacked capacitors however. [0008]
  • Thus, there is a need for merging processor and memory functions on a single DRAM chip. Similarly, there is a need for using PLAs on a DRAM chip as decoder devices. It is desirable that such processor/PLA capability be fabricated onto the DRAM chip with little or no modification of the DRAM optimized process flow. [0009]
  • SUMMARY OF THE INVENTION
  • The above mentioned problems for merging processor/PLAs and memory functions on a single DRAM chip as well as other problems are addressed by the present invention and will be understood by reading and studying the following specification. The present invention includes a compact non-volatile memory cell structure formed using a DRAM process technology. [0010]
  • The present invention includes a programmable logic array having a first logic plane that receives a number of input signals. The first logic plane has a plurality of non-volatile memory cells arranged in rows and columns that are interconnected to provide a number of logical outputs. A second logic plane is provided which has a number of non-volatile memory cells arranged in rows and columns that receive the outputs of the first logic plane and that are interconnected to produce a number of logical outputs such that the programmable logic array implements a logical function. Each non-volatile memory cell includes a metal oxide semiconductor field effect transistor (MOSFET). Each non-volatile memory cell includes a stacked capacitor formed according to a dynamic random access memory (DRAM) process. And, each non-volatile memory cell includes an electrical contact that couples the stacked capacitor to a gate of the MOSFET. [0011]
  • Another embodiment of the present invention includes an address decoder for a memory device. The address decoder includes a number of address lines and a number of output lines. The address lines, and the output lines form an array. A number of non-volatile memory cells are disposed at intersections of output lines and address lines. Each non-volatile memory cell includes a metal oxide semiconductor field effect transistor (MOSFET), a stacked capacitor formed according to a dynamic random access memory (DRAM) process, and an electrical contact that couples the stacked capacitor to a gate of the MOSFET. The non-volatile memory cells are selectively programmed such that the non-volatile memory cells implement a logic function that selects an output line responsive to an address provided to the address lines. [0012]
  • These and other embodiments, aspects, advantages, and features of the present invention will be set forth in part in the description which follows, and in part will become apparent to those skilled in the art by reference to the following description of the invention and referenced drawings or by practice of the invention. The aspects, advantages, and features of the invention are realized and attained by means of the instrumentalities, procedures, and combinations particularly pointed out in the appended claims.[0013]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a perspective view illustrating in detail the make up of each non-volatile memory cell according to the teachings of the present invention. [0014]
  • FIG. 2 is a simplified block diagram of a field programmable logic array (PLA) according to the teachings of the present invention. [0015]
  • FIG. 3 is a schematic diagram illustrating generally an architecture of one embodiment of a programmable logic array (PLA) constructed according to the teachings of the present invention. [0016]
  • FIG. 4 is a schematic diagram illustrating generally an architecture of one embodiment of a programmable decoder according to the teachings of the present invention. [0017]
  • FIG. 5 illustrates application of programmed logic arrays (PLA's), formed according to the teaching of the present invention, embedded processor on a DRAM die.[0018]
  • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • In the following detailed description of the invention, reference is made to the accompanying drawings which form a part hereof, and in which is shown, by way of illustration, specific embodiments in which the invention may be practiced. In the drawings, like numerals describe substantially similar components throughout the several views. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention. The terms wafer and substrate used in the following description include any structure having an exposed surface with which to form the integrated circuit (IC) structure of the invention. The term substrate is understood to include semiconductor wafers. The term substrate is also used to refer to semiconductor structures during processing, and may include other layers that have been fabricated thereupon. Both wafer and substrate include doped and undoped semiconductors, epitaxial semiconductor layers supported by a base semiconductor or insulator, as well as other semiconductor structures well known to one skilled in the art. The term conductor is understood to include semiconductors, and the term insulator is defined to include any material that is less electrically conductive than the materials referred to as conductors. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims, along with the full scope of equivalents to which such claims are entitled. [0019]
  • FIG. 1 is a perspective view illustrating in detail the make up of the non-volatile memory cell, e.g. [0020] 100, according to the teachings of the present invention. The non-volatile memory cell 100 includes all the embodiments of the non-volatile memory cell structure presented and described in detail in the co-filed application attorney docket number 303.556us1, entitled “DRAM Technology Compatible Non-volatile Memory Cells,” by Wendell P. Noble and Eugene H. Cloud, which is hereby incorporated by reference in its entirety.
  • As shown in FIG. 1, the non-volatile [0021] memory cell structure 100 includes a MOSFET 110 and a capacitor 120 fabricated using conventional DRAM process steps. In one embodiment, the MOSFET 110 includes an n-channel metal oxide semiconductor (NMOS) transistor 110 formed in a semiconducting substrate 111. The MOSFET 110 includes a gate 112 separated by a gate oxide 113 from a channel region 114 of the MOSFET 110. In one embodiment, the gate oxide 113 has a thickness of less than 100 Angstroms (Å) and acts as a tunneling oxide. Gate 112 includes a polysilicon gate 112, a polycide gate 112, salicided gate structure, or other conductive gate material as known to one of ordinary skill in the art of DRAM transistor fabrication. The channel region 114 couples a first diffused region 115 to a second diffused region 116. The DRAM transistor is formed according to a conventional, DRAM optimized process flow, as is known to those of ordinary skill in the art of DRAM chip fabrication.
  • As shown in FIG. 1, the [0022] capacitor 120 is formed in a subsequent layer above the MOSFET 110. The capacitor 120 is separated from the MOSFET 110 by an insulator layer 132. Capacitor 120 includes a bottom plate 121 and a top plate 123, or a control gate 123 which is separated from the bottom plate 121 by a dielectric layer or capacitor dielectric 122. The bottom plate 121 serves as a storage node 121 and the top plate serves as a plate capacitor 123 for the capacitor 120. The bottom plate 121 comprises a floating gate 121 for the non-volatile memory cell 100 which is connected through insulator layer 132 to gate 112 by an electrical contact 130. In one embodiment, the entire stack 121, 130 and 112 serves as a floating gate. The top plate 123 comprises a control gate 123 for the non-volatile memory cell 100.
  • In one embodiment, shown in FIG. 1, [0023] capacitor 120 includes a stacked capacitor which is cup shaped 120. The bottom plate 121 has interior walls 121A and exterior walls 121B. The capacitor dielectric 122 is conformal to the interior walls 121A and the exterior walls 121B of the bottom plate 121. The top plate 123 is conformal to the capacitor dielectric 122. A portion of the top plate 123 is located within and opposes the interior walls 121A of the bottom plate 121, separated therefrom by the capacitor dielectric 122. A portion of the top plate 123 is locate outside of and opposes the exterior walls 121B of the bottom plate 121, separated therefrom by the capacitor dielectric 122. In one embodiment, the capacitor dielectric has a thickness of less than the equivalent of 100 Angstroms (Å) of SiO2. As one of ordinary skill in the art will understand upon reading this disclosure, other of stacked capacitor 120 configurations, such as domes or flat plates, are applicable. To create an array of such cells, such as shown in the co-filed application attorney docket number 303.556us1, entitled “DRAM Technology Compatible Non-volatile Memory Cells,” by Wendell P. Noble and Eugene H. Cloud, bit lines are connected to the first and second diffused regions, 115 and 116. For minimum cell size, the bit lines may consist of diffusion lines which traverse the array. By then patterning the top plate 123 of the stacked capacitor 120 into strips orthogonal to the diffused bit lines, control gate 123 word lines couple to the bottom plate 121 and the MOSFET 110 of the non-volatile memory cell 100 structure.
  • The resulting [0024] non-volatile memory cell 100 has the same physical and electrical features as conventional non-volatile memory cells and thus conventional methods of programing (e.g. channel hot electron “CHE” injection) and erasure (e.g. Fowler Nordheim “F-N” tunneling) may be used. However, whereas conventional non-volatile memory cells have capacitive coupling ratios of 0.6 to 1.0, as defined in the co-filed application attorney docket number 303.556us1, entitled “DRAM Technology Compatible Non-volatile Memory Cells,” by Wendell P. Noble and Eugene H. Cloud, the inherently high stacked capacitor 120 surface area of the present invention can provide coupling ratios many times this. Therefore the gate voltage swings needed for programming and erasure are greatly reduced.
  • FIG. 2 is a simplified block diagram of a field programmable logic array (PLA) [0025] 200 according to the teachings of the present invention. PLA 200 includes two major constituents: a first logic plane 220 and a second logic plane 230. The first and second logic planes 220 and 230 are formed using an array of non-volatile memory cells 100 as presented and described in detail in connection to FIG. 1. In one embodiment, the first and second logic planes 220 and 230 each comprise NOR logic circuits such that PLA 200 implements NOR-NOR logic. In other embodiments, first and second logic planes 220 and 230 are constructed from arrays of non-volatile memory cells 100 that are configured to implement AND-OR, OR-AND, NAND-NAND, NOR-OR, OR-NOR, AND-NOR, and NAND-AND logic.
  • [0026] Input lines 225 are coupled to receive a number of input signals. Inverters/drivers 250 are coupled to the input lines 225 such that first logic plane 220 is capable of receiving each of the input signals and their complements. First logic plane 220 produces a number of output signals that are logical combinations of the signals from inverters/drivers 250. The output signals from first logic plane 220 are provided to second logic plane 230 via interconnection lines 222. Second logic plane 230 produces a number of output signals that are logical combinations of the signals from interconnection lines 222.
  • In addition, various control circuits and signals not detailed herein initiate and synchronize the [0027] PLA 200 operation as known to those skilled in the art. The PLA 200 implementation described with respect to FIG. 2 is illustrative only and is not intended to be exclusive or limiting.
  • FIG. 3 is a schematic diagram illustrating generally an architecture of one embodiment of a programmable logic array (PLA), indicated generally at [0028] 300, and constructed according to the teachings of the present invention. PLA 300 implements an illustrative logical function using a two level logic approach. Specifically, PLA 300 includes first and second logic planes 310 and 320. In this example, the logic function is implemented using NOR-NOR logic. First and second logic planes 310 and 320 each include an array of non-volatile memory cells 100, as presented and described in detail in connection to FIG. 1, that are configured to implement the logical function of PLA 300.
  • It is noted that the configuration of FIG. 3 is provided by way of example and not by way of limitation. Specifically, the teachings of the present application are not limited to programmable logic arrays in the NOR-NOR approach. Further, the teachings of the present application are not limited to the specific logical function shown in FIG. 3. Other logical functions can be implemented in a programmable logic array with [0029] non-volatile memory cells 100 using any one of the various two level logic approaches.
  • [0030] First logic plane 310 receives a number of input signals at input lines 312. In this example, no inverters are provided for generating complements of the input signals. However, first logic plane 310 can include inverters to produce the complementary signals when needed in a specific application.
  • [0031] First logic plane 310 includes a number of non-volatile memory cells 100 that form an array. The non-volatile memory cells 100 are located at the intersection of input lines 312, and interconnect lines 314. Not all of the non-volatile memory cells 100 are operatively conductive in the first logic plane. Rather, the non-volatile memory cells 100 are selectively programmed to respond to the input lines 312 and change the potential of the interconnect lines 314 so as to implement a desired logic function. Thus, some non-volatile memory cells 100 are left unprogrammed. This selective interconnection is referred to as programming since the logical function implemented by the programmable logic array is enterred into the array by the non-volatile memory cells 100 that are used at the intersections of input lines 312, and interconnect lines 314 in the array.
  • In this embodiment, each of the [0032] interconnect lines 314 acts as a NOR gate for the input lines 312 that are connected to the interconnect lines 314 through the non-volatile memory cells 100 of the array. For example, interconnection line 314 a acts as a NOR gate for the signals on input lines 312 a, 312 b and 312 c. That is, interconnect line 314 a is maintained at a high potential unless one or more of the non-volatile memory cells 100 that are coupled to interconnect line 314 a are turned on by a high logic level signal on one of the input line 312. When a control gate address is activated, through input lines 312, each non-volatile memory cell 100 either conducts or does not conduct depending on the charge stored upon its floating gate, this performs the NOR positive logic circuit function, an inversion of the OR circuit function results from inversion of data onto the interconnect lines 314 through the non-volatile memory cells 100 of the array. The sense amplifiers 316 at the ends of the interconnect lines 314 are used as amplifiers and drivers for the passing data into the second array 320. In this manner a NOR-NOR is most easily implemented utilizing the normal DRAM array structure, only the function of devices is changed.
  • In a similar manner, [0033] second logic plane 320 comprises a second array of non-volatile memory cells 100 that are selectively programmed to provide the second level of the two level logic needed to implement a specific logical function. In this embodiment, the array of non-volatile memory cells 100 is also configured such that the output lines 318 comprise a logical NOR function of the signals from the interconnection lines 314 that are coupled to particular output lines through the non-volatile memory cells 100 of the second logic plane 320.
  • FIG. 4 is a schematic diagram that illustrates one embodiment of a decoder, indicated generally at [0034] 400, that is constructed according to the teachings of the present invention. Decoder 400 can be used, for example, as a memory address decoder such as a column decoder or a row decoder.
  • Decoder [0035] 400 of FIG. 4 includes a number of non-volatile memory cells, e.g. 435, as described in detail in connection with FIG. 1. The number of non-volatile memory cells are formed at the intersection of output lines O1 through O4 with either an address line A1 through A3 or inverse address line {overscore (A)}1 through {overscore (A)}3. The inverse address lines are coupled to associated address lines through an inverter as shown. For example, non-volatile memory cell is located at the intersection of address line A1 and output line O1. Decoder 400 is programmed and reprogrammed according to the techniques generally know for programming conventional non-volatile memory cells. Any selected number of the non-volatile memory cells be operatively coupled to the address lines, A1 through A3, inverse address lines, {overscore (A)}1 through {overscore (A)}3, or the output lines, O1 through O4. In this manner, the number of non-volatile memory cells are selectively programmed into the array in order to implement a desired logical function.
  • In this embodiment of FIG. 4, each of the output lines, O[0036] 1 through O4, implements a NOR logic function for the address lines, A1 through A3, and inverse address lines, {overscore (A)}1 through {overscore (A)}3, that are connected to it through the vertical transistors. For example, output line O1 is coupled to the drains of non-volatile memory cells 435, 436, and 437. Non-volatile memory cells 435, 436, and 437 have gates, as shown in detail in FIG. 1, that are coupled to receive signals from address lines A1, A2, and A3, respectively. Output line O1 produces the logical NOR of the logic values provided on address lines A1, A2, and A3. Output line O1 produces a low logic level when any one of the address lines A1, A2, and A3 is brought to a high logic level and the floating gate on an associated non-volatile memory cell, as shown in detail in FIG. 1, is absent of charge (e.g. in an unprogrammed state). Further, output line O1 produces a high logic level only when the address lines A1, A2, and A3 are all at a low logic level.
  • The remaining output lines are selectively coupled to other non-volatile memory cells as shown to implement additional NOR functions. These NOR functions are chosen such that the input address lines, A[0037] 1, A2, and A3, (and inverse address lines, {overscore (A)}1, {overscore (A)}2, {overscore (A)}3) can be used to selectively address the output lines, O1 through O4. It is noted that the logical functions implemented in array 400 are shown by way of illustration and not by way of limitation. Other logical functions can be implemented without departing from the spirit and scope of the present invention.
  • Generally speaking, [0038] decoder 400 can be fabricated with N address input lines to uniquely select 2N output lines. Thus, in an alternative embodiment, two address lines, A1 and A2, are used to selectively access four output lines, O1 through O4. In this embodiment, the purpose of address line A3 is to hold the output lines at a low level when an address signal has not yet been received.
  • FIG. 5 illustrates application of PLA's, structure according to the teachings of the present invention, as an embedded processor on a [0039] DRAM die 500. In the embodiment shown in FIG. 5, data from the DRAM memory arrays 510 is input to the processor 520 at the top of the FIG. 5 via interconnect lines 512. At the end of the processing, as defined by the program selected for data processing from the program circuit 540, processed data is sent back for storage in the DRAM arrays 510 from a data output circuit 530 via interconnect lines 514. In one embodiment of FIG. 5, the individual cell type for implementation of a particular processor 520 function includes a program stored in the program circuit 540 using EEPROM cells. Memory is held in the memory arrays 510 and registers 590 using conventional DRAM cells. In this embodiment, the individual cell type for implementation of the particular processor 520 function includes a function and sequence circuit 550, FLAGS 560, one or more serial adders 570, and a data selector 580 using PLAs constructed according to teachings of the present invention. As is shown in FIG. 5, most functions in the processor can be implemented using PLA's according to the teachings of the present invention.
  • CONCLUSION
  • Thus, the ability to provide processor/PLA capability on a DRAM chip according to a DRAM optimized process flow has been shown by the present invention. This disclosure provides not only a technique for combining logic (implemented with PLA's) with stacked capacitor DRAM cells but also describes the alternative approach to improving system performance, namely “embedded logic in DRAMs”, not DRAMs embedded in logic. [0040]
  • The ability to process data stored on the DRAM die allows a number of cost effective applications that do not currently exist or that, heretofore were to costly to be commercially viable. It is particularly suited to processing data which requires a large number of parallel operations. The use of programmable embedded processors avoids the necessity of transferring intermediate data on and off chip through input/output drivers and circuits and greatly speeds data processing. This aids in applications such as a dedicated signal processor in which data may be loaded in to a range of DRAM addresses and then having an algorithm such as the Fast Fourier Transform (FFT), performed on the data with the results stored in another range of DRAM memory all on the same chip. The user application can retrieve the resultant processed data from the memory. The ability of an on chip non-volatile memory means that the processor program instructions, implementing various algorithms, can not only be stored on the die but also can be easily changed to suit a variety of applications. The PLA's of the present invention allow powerful techniques for data processing which are especially useful for parallel data processing applications such as image processing or general Digital Signal Processing (DSP). The PLA's of the present invention are also suitable for making general purpose processors embedded in a DRAM by which one could emulate a general purpose processor such as an 80C251, an 8 bit general purpose microprocessor. Here, 5-10 Mbits of the DRAM of the DRAM chip can be configured for PLA's, non-volatile storage, and where DRAM serves as registers. [0041]
  • It is to be understood that the above description is intended to be illustrative, and not restrictive. Many other embodiments will be apparent to those of skill in the art upon reviewing the above description. The scope of the invention should, therefore, be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled. [0042]

Claims (32)

What is claimed is:
1. A method for forming a DRAM/EEPROM chip, comprising:
forming a plurality of dynamic random access memory (DRAM) access transistors on a semiconductor substrate;
forming a plurality of stacked capacitors in a subsequent level above the plurality of DRAM access transistors and separated from the plurality of DRAM access transistors by an insulator layer; and
coupling a first group of the plurality of stacked capacitors to a gate for each DRAM access transistor in a first group of the plurality of DRAM access transistors;
coupling a second group of the plurality of stacked capacitors to a diffused region in a second group of the plurality of DRAM access transistors.
2. The method of claim 1, wherein forming a plurality of DRAM access transistors includes forming a plurality of n-channel metal oxide semiconductor (NMOS) transistors.
3. The method of claim 1, wherein forming a plurality of stacked capacitors includes forming a plurality of stacked capacitors having a bottom plate, a capacitor dielectric, and a top plate, wherein the bottom plate is formed in a cup shape having interior walls, the capacitor dielectric is formed conformal to the bottom plate and the top plate is formed conformal to the capacitor dielectric, and wherein forming the plurality of stacked capacitors includes forming a portion of the top plate within the interior walls of the bottom plate.
4. The method of claim 3, wherein coupling a first group of the plurality of stacked capacitors to a gate in each DRAM access transistors in a first group of the plurality of DRAM access transistors includes coupling the bottom plate of each stacked capacitor in the first group of the plurality of stacked capacitors to the gate for the first group of the plurality of DRAM access transistors.
5. The method of claim 1, wherein the forming a plurality of stacked capacitors includes forming the plurality of stacked capacitors according to a dynamic random access memory (DRAM) process flow.
6. A programmable logic array, comprising:
a first logic plane that receives a number of input signals, the first logic plane having a plurality of non-volatile memory cells arranged in rows and columns that are interconnected to provide a number of logical outputs;
a second logic plane having a number of non-volatile memory cells arranged in rows and columns that receive the outputs of the first logic plane and that are interconnected to produce a number of logical outputs such that the programmable logic array implements a logical function; and
wherein the non-volatile memory cells each include:
a metal oxide semiconductor field effect transistor (MOSFET);
a stacked capacitor formed according to a dynamic random access memory (DRAM) process; and
an electrical contact that couples the stacked capacitor to a gate of the MOSFET.
7. The programmable logic array of claim 6, wherein the first logic plane and the second logic plane each comprise NOR planes.
8. The programmable logic array of claim 6, wherein the substrate is a bulk semiconductor.
8. The programmable logic array of claim 6, wherein the electrical contact includes a polysilicon plug.
9. The programmable logic array of claim 6, wherein the working surface of the substrate includes an insulating layer formed on top of an underlying semiconductor.
10. The programmable logic array of claim 6, wherein the programmable logic array is operatively coupled to a computer system.
11. The programmable logic array of claim 6, wherein the stacked capacitor includes a fin type capacitor.
12. The programmable logic array of claim 6, wherein the stacked capacitor includes a storage node, a capacitor dielectric, and a plate conductor and wherein the electrical contact couples the storage node of the stacked capacitor to the gate of the MOSFET.
13. An address decoder for a memory device, the address decoder comprising:
a number of address lines;
a number of output lines;
wherein the address lines, and the output lines form an array;
a number of non-volatile memory cells that are disposed at intersections of output lines and address lines, wherein each non-volatile memory cell includes a metal oxide semiconductor field effect transistor (MOSFET), a stacked capacitor formed according to a dynamic random access memory (DRAM) process, and an electrical contact that couples the stacked capacitor to a gate of the MOSFET; and
wherein the non-volatile memory cells are selectively programmed such that the non-volatile memory cells implement a logic function that selects an output line responsive to an address provided to the address lines.
14. The address decoder of claim 13, wherein the number of address lines includes a number of complementary address lines that are disposed in the array.
15. The address decoder of claim 13, wherein the decoder is operatively coupled to a dynamic random access memory (DRAM) device.
16. The address decoder of claim 13, wherein the array includes N address lines and 2N output lines.
17. The address decoder of claim 13, wherein the number of address lines includes a number of complementary address lines that are each coupled to one of the address lines through an inverter and are disposed in the array.
18. An electronic system, comprising:
a memory; and
a processor coupled to the memory and formed on a die common with the memory; and
wherein the processor includes at least one programmable logic array including:
a first logic plane that receives a number of input signals, the first logic plane having a plurality of non-volatile memory cells arranged in rows and columns that are interconnected to provide a number of logical outputs, and
wherein the non-volatile memory cells each include:
a metal oxide semiconductor field effect transistor (MOSFET);
a stacked capacitor formed according to a dynamic random access memory (DRAM) process; and
an electrical contact that couples the stacked capacitor to a gate of the MOSFET.
19. The electronic system of claim 18, wherein the programmable logic array includes a second logic plane having a number of non-volatile memory cells arranged in rows and columns that receive the outputs of the first logic plane and that are interconnected to produce a number of logical outputs such that the programmable logic array implements a logical function.
20. The electronic system of claim 19, wherein the first logic plane and the second logic plane each comprise NOR planes.
21. The electronic system of claim 18, wherein:
the processor includes at least one register formed from dynamic random access memory cells; and
wherein the processor includes at least one function and sequence circuit.
22. The electronic system of claim 18, wherein the processor includes a program circuit that stores a program.
23. The electronic system of claim 22, wherein the program circuit stores the program in an EEPROM.
24. An integrated circuit formed in and on a semiconductor layer, the integrated circuit comprising:
a plurality of metal oxide semiconductor field effect transistors (MOSFETs) formed in and on the semiconductor layer;
a plurality of stacked capacitors disposed above the plurality of MOSFETs and separated from the plurality of MOSFETs by an insulator layer; and
wherein a first group of the plurality of stacked capacitors is selectively coupled to gates of the MOSFETs to form non-volatile memory cells for a first sub-circuit;
wherein a second group of the plurality of stacked capacitors is selectively coupled to diffused regions of the MOSFETs to form a second sub-circuit; and
wherein the first sub-circuit is operatively coupled to the second sub-circuit.
25. The integrated circuit of claim 24, wherein the plurality of stacked capacitors includes a plurality of stacked capacitors formed according to a dynamic random access memory (DRAM) process flow.
26. An integrated circuit, comprising:
a processor;
a memory, operatively coupled to the processor; and
wherein the processor and the memory are formed on the same semiconductor substrate and the processor includes at least one programmable logic array with a non-volatile memory cell that includes a metal oxide semiconductor field effect transistor with a stacked capacitor coupled to its gate.
27. A method for forming an integrated circuit, the method comprising:
forming a plurality of metal oxide semiconductor transistors (MOSFETs) in and on a layer of semiconductor material;
forming a first set of stacked capacitors that are coupled to diffusion regions of selected ones of the plurality of MOSFETs to form a memory array; and
forming, on the same layer of semiconductor material, a second set of stacked capacitors that are coupled to gates of selected ones of the plurality of MOSFETs to form a plurality of non-volatile memory cells; and
interconnecting the memory array and the non-volatile memory cells to provide the integrated circuit.
28. The method of claim 27, wherein forming a second set of stacked capacitors comprises forming a second set of stacked capacitors that are coupled to gates of selected ones of the plurality of MOSFETs to form a EEPROM.
29. The method of claim 27, wherein forming a second set of stacked capacitors comprises forming a second set of stacked capacitors that are coupled to gates of selected ones of the plurality of MOSFETs to form at least one programmable logic array.
30. The method of claim 27, wherein forming a second set of stacked capacitors comprises forming a second set of stacked capacitors that are coupled to gates of selected ones of the plurality of MOSFETs to form a memory decode array.
31. The method of claim 27, wherein forming a second set of stacked capacitors comprises forming a second set of stacked capacitors that are coupled to gates of selected ones of the plurality of MOSFETs to form at least one programmable logic array of a processor circuit.
US09/261,598 1999-02-26 1999-02-26 DRAM technology compatible processor/memory chips Expired - Lifetime US6452856B1 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
US09/261,598 US6452856B1 (en) 1999-02-26 1999-02-26 DRAM technology compatible processor/memory chips
US10/191,332 US6809985B2 (en) 1999-02-26 2002-07-09 DRAM technology compatible processor/memory chips
US10/191,329 US6741519B2 (en) 1999-02-26 2002-07-09 DRAM technology compatible processor/memory chips
US10/191,330 US6924194B2 (en) 1999-02-26 2002-07-09 DRAM technology compatible processor/memory chips
US10/191,167 US7023040B2 (en) 1999-02-26 2002-07-09 DRAM technology compatible processor/memory chips
US11/347,989 US20060124981A1 (en) 1999-02-26 2006-02-06 DRAM technology compatible processor/memory chips

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/261,598 US6452856B1 (en) 1999-02-26 1999-02-26 DRAM technology compatible processor/memory chips

Related Child Applications (4)

Application Number Title Priority Date Filing Date
US10/191,330 Division US6924194B2 (en) 1999-02-26 2002-07-09 DRAM technology compatible processor/memory chips
US10/191,329 Division US6741519B2 (en) 1999-02-26 2002-07-09 DRAM technology compatible processor/memory chips
US10/191,167 Division US7023040B2 (en) 1999-02-26 2002-07-09 DRAM technology compatible processor/memory chips
US10/191,332 Division US6809985B2 (en) 1999-02-26 2002-07-09 DRAM technology compatible processor/memory chips

Publications (2)

Publication Number Publication Date
US20020027825A1 true US20020027825A1 (en) 2002-03-07
US6452856B1 US6452856B1 (en) 2002-09-17

Family

ID=22994018

Family Applications (6)

Application Number Title Priority Date Filing Date
US09/261,598 Expired - Lifetime US6452856B1 (en) 1999-02-26 1999-02-26 DRAM technology compatible processor/memory chips
US10/191,332 Expired - Fee Related US6809985B2 (en) 1999-02-26 2002-07-09 DRAM technology compatible processor/memory chips
US10/191,329 Expired - Lifetime US6741519B2 (en) 1999-02-26 2002-07-09 DRAM technology compatible processor/memory chips
US10/191,167 Expired - Fee Related US7023040B2 (en) 1999-02-26 2002-07-09 DRAM technology compatible processor/memory chips
US10/191,330 Expired - Fee Related US6924194B2 (en) 1999-02-26 2002-07-09 DRAM technology compatible processor/memory chips
US11/347,989 Abandoned US20060124981A1 (en) 1999-02-26 2006-02-06 DRAM technology compatible processor/memory chips

Family Applications After (5)

Application Number Title Priority Date Filing Date
US10/191,332 Expired - Fee Related US6809985B2 (en) 1999-02-26 2002-07-09 DRAM technology compatible processor/memory chips
US10/191,329 Expired - Lifetime US6741519B2 (en) 1999-02-26 2002-07-09 DRAM technology compatible processor/memory chips
US10/191,167 Expired - Fee Related US7023040B2 (en) 1999-02-26 2002-07-09 DRAM technology compatible processor/memory chips
US10/191,330 Expired - Fee Related US6924194B2 (en) 1999-02-26 2002-07-09 DRAM technology compatible processor/memory chips
US11/347,989 Abandoned US20060124981A1 (en) 1999-02-26 2006-02-06 DRAM technology compatible processor/memory chips

Country Status (1)

Country Link
US (6) US6452856B1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140189261A1 (en) * 2012-12-28 2014-07-03 Gur Hildesheim Access type protection of memory reserved for use by processor logic
US20150355706A1 (en) * 2014-06-05 2015-12-10 Fujitsu Limited Electronic device and method for controlling electronic device

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6452856B1 (en) 1999-02-26 2002-09-17 Micron Technology, Inc. DRAM technology compatible processor/memory chips
US6963103B2 (en) 2001-08-30 2005-11-08 Micron Technology, Inc. SRAM cells with repressed floating gate memory, low tunnel barrier interpoly insulators
US7075829B2 (en) * 2001-08-30 2006-07-11 Micron Technology, Inc. Programmable memory address and decode circuits with low tunnel barrier interpoly insulators
US6754108B2 (en) * 2001-08-30 2004-06-22 Micron Technology, Inc. DRAM cells with repressed floating gate memory, low tunnel barrier interpoly insulators
US7158410B2 (en) * 2004-08-27 2007-01-02 Micron Technology, Inc. Integrated DRAM-NVRAM multi-level memory
US8330202B2 (en) * 2005-02-23 2012-12-11 Micron Technology, Inc. Germanium-silicon-carbide floating gates in memories
US7927948B2 (en) 2005-07-20 2011-04-19 Micron Technology, Inc. Devices with nanocrystals and methods of formation
US7212447B2 (en) * 2005-08-04 2007-05-01 Micron Technology, Inc. NAND flash memory cell programming
US8110469B2 (en) 2005-08-30 2012-02-07 Micron Technology, Inc. Graded dielectric layers
JP2007335750A (en) 2006-06-16 2007-12-27 Toshiba Corp Semiconductor memory device
KR100810614B1 (en) * 2006-08-23 2008-03-06 삼성전자주식회사 Semiconductor memory device having DRAM cell mode and non-volatile memory cell mode and operation method thereof
US7440311B2 (en) * 2006-09-28 2008-10-21 Novelics, Llc Single-poly non-volatile memory cell
US8033959B2 (en) 2009-05-18 2011-10-11 Adidas Ag Portable fitness monitoring systems, and applications thereof
SG10201700467UA (en) 2010-02-07 2017-02-27 Zeno Semiconductor Inc Semiconductor memory device having electrically floating body transistor, and having both volatile and non-volatile functionality and method
CN104756193B (en) 2013-01-14 2018-11-06 慧与发展有限责任合伙企业 Nonvolatile memory array logic
US9236126B2 (en) * 2013-06-17 2016-01-12 Seoul National University R&Db Foundation Simplified nonvolatile memory cell string and NAND flash memory array using the same
US9628550B1 (en) 2013-10-24 2017-04-18 Ca, Inc. Lightweight software management shell
US10884656B2 (en) 2017-06-16 2021-01-05 Microsoft Technology Licensing, Llc Performing background functions using logic integrated with a memory

Family Cites Families (65)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3590337A (en) 1968-10-14 1971-06-29 Sperry Rand Corp Plural dielectric layered electrically alterable non-destructive readout memory element
US4051354A (en) * 1975-07-03 1977-09-27 Texas Instruments Incorporated Fault-tolerant cell addressable array
US4757360A (en) 1983-07-06 1988-07-12 Rca Corporation Floating gate memory device with facing asperities on floating and control gates
JPS60136097A (en) 1983-12-23 1985-07-19 Hitachi Ltd Associative memory device
JPS61117794A (en) 1984-11-13 1986-06-05 Fujitsu Ltd Nonvolatile semiconductor memory
JPS61136274A (en) 1984-12-07 1986-06-24 Toshiba Corp Semiconductor device
US4652777A (en) 1984-12-18 1987-03-24 Cline Ronald L CMOS programmable logic array
US4713677A (en) 1985-02-28 1987-12-15 Texas Instruments Incorporated Electrically erasable programmable read only memory cell including trench capacitor
US4766569A (en) 1985-03-04 1988-08-23 Lattice Semiconductor Corporation Programmable logic array
US4761768A (en) 1985-03-04 1988-08-02 Lattice Semiconductor Corporation Programmable logic device
JPS61246995A (en) 1985-04-24 1986-11-04 Fujitsu Ltd Nonvolatile random access memory device
JPS62217493A (en) 1986-02-27 1987-09-24 Fujitsu Ltd Semiconductor nonvolatile memory device
JPS63138598A (en) * 1986-11-28 1988-06-10 Mitsubishi Electric Corp Non-volatile semiconductor memory device
US5189641A (en) 1987-06-08 1993-02-23 Fujitsu Limited Non-volatile random access memory device
US5075888A (en) 1988-01-09 1991-12-24 Sharp Kabushiki Kaisha Semiconductor memory device having a volatile memory device and a non-volatile memory device
US5247346A (en) 1988-02-05 1993-09-21 Emanuel Hazani E2 PROM cell array including single charge emitting means per row
US5057448A (en) 1988-02-26 1991-10-15 Hitachi, Ltd. Method of making a semiconductor device having DRAM cells and floating gate memory cells
US5327380B1 (en) 1988-10-31 1999-09-07 Texas Instruments Inc Method and apparatus for inhibiting a predecoder when selecting a redundant row line
JPH0748553B2 (en) 1989-03-14 1995-05-24 シャープ株式会社 Semiconductor device
JPH0447595A (en) 1990-06-15 1992-02-17 Mitsubishi Electric Corp Nonvolatile semiconductor memory device
DE4119248A1 (en) 1990-06-21 1992-01-02 Seiko Instr Inc INTEGRATED SEMICONDUCTOR CIRCUIT
JP2623979B2 (en) * 1991-01-25 1997-06-25 日本電気株式会社 Dynamic logic circuit
US5089641A (en) 1991-03-11 1992-02-18 Wisconsin Alumni Research Foundation Synthesis of 1α-hydroxy-secosterol compounds
JP2723386B2 (en) 1991-07-02 1998-03-09 シャープ株式会社 Non-volatile random access memory
US5110754A (en) 1991-10-04 1992-05-05 Micron Technology, Inc. Method of making a DRAM capacitor for use as an programmable antifuse for redundancy repair/options on a DRAM
US5175120A (en) * 1991-10-11 1992-12-29 Micron Technology, Inc. Method of processing a semiconductor wafer to form an array of nonvolatile memory devices employing floating gate transistors and peripheral area having CMOS transistors
US5331188A (en) * 1992-02-25 1994-07-19 International Business Machines Corporation Non-volatile DRAM cell
US5399516A (en) 1992-03-12 1995-03-21 International Business Machines Corporation Method of making shadow RAM cell having a shallow trench EEPROM
US5196722A (en) 1992-03-12 1993-03-23 International Business Machines Corporation Shadow ram cell having a shallow trench eeprom
US5281548A (en) * 1992-07-28 1994-01-25 Micron Technology, Inc. Plug-based floating gate memory
JPH06151780A (en) * 1992-11-12 1994-05-31 Nippon Precision Circuits Kk Semiconductor device
KR0156590B1 (en) 1993-05-11 1998-12-01 미요시 순키치 Non-volatile memory device, non-volatile memory cell and method of adjusting the threshold value of the non-volatile memory cell and each of plural transistors
US5292681A (en) 1993-09-16 1994-03-08 Micron Semiconductor, Inc. Method of processing a semiconductor wafer to form an array of nonvolatile memory devices employing floating gate transistors and peripheral area having CMOS transistors
KR0160182B1 (en) 1993-12-28 1998-12-01 다나까 미노루 Semiconductor memory storage & manufacture thereof
US5488579A (en) 1994-04-29 1996-01-30 Motorola Inc. Three-dimensionally integrated nonvolatile SRAM cell and process
WO1996001499A1 (en) 1994-07-05 1996-01-18 Zycad Corporation A general purpose, non-volatile reprogrammable switch
US5397727A (en) * 1994-07-20 1995-03-14 Micron Technology, Inc. Method of forming a floating gate programmable read only memory cell transistor
US5550072A (en) 1994-08-30 1996-08-27 National Semiconductor Corporation Method of fabrication of integrated circuit chip containing EEPROM and capacitor
US5498560A (en) 1994-09-16 1996-03-12 Motorola, Inc. Process for forming an electrically programmable read-only memory cell
US5598367A (en) 1995-06-07 1997-01-28 International Business Machines Corporation Trench EPROM
US6015986A (en) 1995-12-22 2000-01-18 Micron Technology, Inc. Rugged metal electrodes for metal-insulator-metal capacitors
US5595929A (en) * 1996-01-16 1997-01-21 Vanguard International Semiconductor Corporation Method for fabricating a dram cell with a cup shaped storage node
US5825609A (en) 1996-04-23 1998-10-20 International Business Machines Corporation Compound electrode stack capacitor
US5723375A (en) 1996-04-26 1998-03-03 Micron Technology, Inc. Method of making EEPROM transistor for a DRAM
US5702988A (en) * 1996-05-02 1997-12-30 Taiwan Semiconductor Manufacturing Company, Ltd. Blending integrated circuit technology
KR100192551B1 (en) 1996-05-16 1999-06-15 구본준 Semiconductor memory device and fabrication method of the same
US5908311A (en) 1996-07-25 1999-06-01 National Semiconductor Corporation Method for forming a mixed-signal CMOS circuit that includes non-volatile memory cells
KR100209724B1 (en) 1996-08-21 1999-07-15 구본준 Flash memory and method of manufacturing the same
US5914904A (en) 1996-10-01 1999-06-22 Altera Corporation Compact electrically erasable memory cells and arrays
US6424011B1 (en) 1997-04-14 2002-07-23 International Business Machines Corporation Mixed memory integration with NVRAM, dram and sram cell structures on same substrate
US5880991A (en) 1997-04-14 1999-03-09 International Business Machines Corporation Structure for low cost mixed memory integration, new NVRAM structure, and process for forming the mixed memory and NVRAM structure
US5912840A (en) 1997-08-21 1999-06-15 Micron Technology Memory cell architecture utilizing a transistor having a dual access gate
JPH1196776A (en) * 1997-09-18 1999-04-09 Sanyo Electric Co Ltd Non-volatile semiconductor memory
US5981335A (en) * 1997-11-20 1999-11-09 Vanguard International Semiconductor Corporation Method of making stacked gate memory cell structure
US6271542B1 (en) 1997-12-08 2001-08-07 International Business Machines Corporation Merged logic and memory combining thin film and bulk Si transistors
JP4538693B2 (en) * 1998-01-26 2010-09-08 ソニー株式会社 Memory device and manufacturing method thereof
US6043530A (en) 1998-04-15 2000-03-28 Chang; Ming-Bing Flash EEPROM device employing polysilicon sidewall spacer as an erase gate
US6097056A (en) 1998-04-28 2000-08-01 International Business Machines Corporation Field effect transistor having a floating gate
US6021066A (en) 1999-01-04 2000-02-01 International Business Machines Corporation NVRAM array architecture utilizing common bitline and wordline
US6297989B1 (en) 1999-02-26 2001-10-02 Micron Technology, Inc. Applications for non-volatile memory cells
US6452856B1 (en) * 1999-02-26 2002-09-17 Micron Technology, Inc. DRAM technology compatible processor/memory chips
US6256225B1 (en) * 1999-02-26 2001-07-03 Micron Technology, Inc. Construction and application for non-volatile reprogrammable switches
US6141248A (en) * 1999-07-29 2000-10-31 Micron Technology, Inc. DRAM and SRAM memory cells with repressed memory
US6259126B1 (en) * 1999-11-23 2001-07-10 International Business Machines Corporation Low cost mixed memory integration with FERAM
US6545904B2 (en) 2001-03-16 2003-04-08 Micron Technology, Inc. 6f2 dram array, a dram array formed on a semiconductive substrate, a method of forming memory cells in a 6f2 dram array and a method of isolating a single row of memory cells in a 6f2 dram array

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140189261A1 (en) * 2012-12-28 2014-07-03 Gur Hildesheim Access type protection of memory reserved for use by processor logic
US9720843B2 (en) * 2012-12-28 2017-08-01 Intel Corporation Access type protection of memory reserved for use by processor logic
US20150355706A1 (en) * 2014-06-05 2015-12-10 Fujitsu Limited Electronic device and method for controlling electronic device

Also Published As

Publication number Publication date
US6741519B2 (en) 2004-05-25
US6809985B2 (en) 2004-10-26
US20020172089A1 (en) 2002-11-21
US7023040B2 (en) 2006-04-04
US6924194B2 (en) 2005-08-02
US20020176293A1 (en) 2002-11-28
US20060124981A1 (en) 2006-06-15
US20020176314A1 (en) 2002-11-28
US20020176313A1 (en) 2002-11-28
US6452856B1 (en) 2002-09-17

Similar Documents

Publication Publication Date Title
US20060124981A1 (en) DRAM technology compatible processor/memory chips
US7115939B2 (en) Floating gate transistor with horizontal gate layers stacked next to vertical body
US6597037B1 (en) Programmable memory address decode array with vertical transistors
US6380581B1 (en) DRAM technology compatible non volatile memory cells with capacitors connected to the gates of the transistors
JP2989579B2 (en) Method of forming DRAM cell structure and NVRAM cell structure on a single substrate and semiconductor memory device including these structures on a single substrate
US7276762B2 (en) NROM flash memory devices on ultrathin silicon
US6297989B1 (en) Applications for non-volatile memory cells
US6067249A (en) Layout of flash memory and formation method of the same
US5047814A (en) E2 PROM cell including isolated control diffusion
US6031771A (en) Memory redundancy circuit using single polysilicon floating gate transistors as redundancy elements
US5889303A (en) Split-Control gate electrically erasable programmable read only memory (EEPROM) cell
US6319773B1 (en) Construction and application for non-volatile, reprogrammable switches
US5621697A (en) High density integrated circuit with bank select structure
US5247346A (en) E2 PROM cell array including single charge emitting means per row
EP0946988B1 (en) Memory redundancy circuit using single polysilicon floating gate transistors as redundancy elements
JPH0568862B2 (en)
JPS6239571B2 (en)

Legal Events

Date Code Title Description
AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FORBES, LEONARD;CLOUD, EUGENE H.;NOBLE, WENDELL P.;REEL/FRAME:010044/0205;SIGNING DATES FROM 19990422 TO 19990615

STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: ROUND ROCK RESEARCH, LLC,NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416

Effective date: 20091223

Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416

Effective date: 20091223

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12