US20020068412A1 - Methods of manufacturing integrated circuit capacitors having hemispherical grain electrodes - Google Patents
Methods of manufacturing integrated circuit capacitors having hemispherical grain electrodes Download PDFInfo
- Publication number
- US20020068412A1 US20020068412A1 US09/862,367 US86236701A US2002068412A1 US 20020068412 A1 US20020068412 A1 US 20020068412A1 US 86236701 A US86236701 A US 86236701A US 2002068412 A1 US2002068412 A1 US 2002068412A1
- Authority
- US
- United States
- Prior art keywords
- insulating layer
- layer
- capacitor electrode
- forming
- electrically insulating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/90—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
- H01L28/91—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions made by depositing layers, e.g. by depositing alternating conductive and insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/84—Electrodes with an enlarged surface, e.g. formed by texturisation being a rough surface, e.g. using hemispherical grains
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
- This application claims priority to Korean Application No. 2000-72940, filed Dec. 4, 2000, the disclosure of which is hereby incorporated herein by reference.
- The present invention relates to methods of manufacturing integrated circuit capacitors, and more particularly, to methods of manufacturing capacitors having HSG electrodes.
- As the integration of dynamic random access memory (DRAM) devices having capacitors as components of memory cells therein is increased, the area of each capacitor within each memory cell is typically decreased. Various methods of manufacturing capacitors having the same capacitance and reliability as those of the prior art or having greater capacitance and reliability than those of the prior art, yet occupying smaller lateral area, have been studied. One conventional method of increasing an effective surface area of an electrode includes forming HSG on a surface of the electrode. Particularly, as shown in FIG. 1, in a cylindrical HSG capacitor having the illustrated structure, the HSG is formed only on an internal surface of a cylindrical
lower electrode 17 and an external surface of thelower electrode 17 is surrounded by aninsulating layer 14 and is not used as an effective surface area of thelower electrode 17. Because the manufacturing process of the cylindrical HSG capacitor is comparatively simple, and a defect rate in its manufacture is relatively low, the cylindrical HSG capacitor is widely used. In FIG. 1, reference numeral 22 denotes a dielectric layer of a capacitor, andreference numeral 24 denotes an upper electrode of a capacitor. - The steps of manufacturing a capacitor having the above structure shown in FIG. 1 will now be described with reference to FIGS. 2 and 3. First, an
interdielectric layer 10 in which devices (not shown) such as transistors are formed, is etched to form contact holes. Then, a conductive material is filled in the contact holes to formcontact plugs 12. Subsequently, amold insulating layer 14 having openings for exposing thecontact plugs 12 is formed, and lower electrodes are formed in the openings. Amorphous silicon is then conformally deposited on the entire surface of themold insulating layer 14 having the openings and the exposedcontact plug 12 to form alower electrode layer 16. - Subsequently, a
planarization insulating layer 18 comprising an insulating material having generally good gap fill characteristics is formed on thelower electrode layer 16. Theplanarization insulating layer 18 may prevent slurry particulate or other residue of the polishedlower electrode layer 16 from being attached to and contaminating concave portions of thelower electrode layer 16 when a chemical mechanical polishing (hereinafter referred to as CMP) process is subsequently performed to form the separated lower electrodes by removing/planarizing thelower electrode layer 16 down to thedotted line 20 indicated in FIG. 2. - Subsequently, the separated lower electrodes are formed by performing the CMP process on the
lower electrode layer 16 down to thedotted line 20. Theplanarization insulating layer 18 remaining in the concave portions of the separated lower electrodes is then removed. Subsequently, HSG is formed on the surface of the concave portions of the separated and exposed lower electrodes using a conventional method, as shown in FIG. 3. - However, as shown in FIG. 3, a
lower electrode 17 is slightly (to a height h) projected out of the surface of themold insulating layer 14′ and is therefore not flush with themold insulating layer 14′. This is because themold insulating layer 14 is also etched to a certain degree and becomes recessed when theplanarization insulating layer 18 filling the concave portions of the separated lower electrodes is removed. In general, spin-on-glass (SOG) or undoped silicate glass (USG) having good gap fill characteristics is used as theplanarization insulating layer 18, and plasma enhanced tetraethylortho silicate (PE-TEOS) or phosphor silicate glass (PSG) is used as themold insulating layer 14. In order to remove theplanarization insulating layer 18, a wafer is wet etched by soaking the wafer in an etching solution including a hydrofluoric acid (HF) solution for a comparatively long time. Even though the etching selection ratio of SOG or USG with respect to PE-TEOS or PSG in the etching solution is typically very high, the etching selection ratio does not reach 100%. Thus, the mold insulating layer 14 (of FIG. 2) is typically etched back to a certain degree while theplanarization insulating layer 18 is being etched. - As a result, HSG may also be formed on an upper surface and an upper portion of the lower electrode17 (see 17′), and a desired capacitor as shown in FIG. 1 is not obtained. When the HSG is formed on the upper surface and the external surface of the
lower electrode 17, anupper portion 17′ of thelower electrode 17 may become broken in a following cleaning process. In addition, HSGs, which are formed on the external upper surface of thelower electrode 17, can contact each other and this can cause adjacent electrodes to become short-circuited. - A method of forming an integrated circuit capacitor according to a first embodiment of the present invention may improve reliability by reducing the likelihood of lower electrode breakage and shorting (e.g., stringer formation) during fabrication. According to this embodiment, a method is provided that includes the steps of forming a first electrically insulating layer having an opening therein, on a semiconductor substrate. This first electrically insulating layer may extend directly on the substrate or may constitute an upper level interlayer dielectric layer. An electrically conductive electrode layer is then formed on an upper surface of the first electrically insulating layer and on a sidewall of the opening within the first electrically insulating layer. The electrically conductive electrode layer is then covered with a second electrically insulating layer. The second electrically insulating layer and the electrically conductive electrode layer are then planarized to expose the upper surface of the first electrically insulating layer and define a capacitor electrode layer on the sidewall of the opening. This capacitor electrode layer may have a U-shaped cross-section.
- The capacitor electrode layer is then selectively etched-back to expose the sidewall of the opening and define a lower capacitor electrode that is recessed relative to the upper surface of the first electrically insulating layer. This selective etching step is preferably performed using the planarized second electrically insulating layer and the first electrically insulating layer as an etching mask. This step, which causes a recession of the vertical extent of the lower capacitor electrode (e.g., vertical sides of a U-shaped electrode), can be performed to improve reliability by inhibiting breakage of the ends of the lower capacitor electrode when subsequent steps are performed to etch-back layers and regions that support or surround the lower capacitor electrode. The planarized second electrically insulating layer and the upper surface of the first electrically insulating layer are then removed simultaneously to expose the lower capacitor electrode. This removal step may be performed as an etching step that selectively etches the planarized second electrically insulating layer at a faster rate than the first electrically insulating layer. Hemispherical silicon grains (HSGs) are then formed on an inner surface of the exposed lower capacitor electrode. A complete capacitor structure is then formed by forming a dielectric layer on the exposed lower capacitor electrode and then forming an upper capacitor electrode on the dielectric layer.
- Methods according to another embodiment of the present invention may also include forming an interdielectric layer having a conductive plug therein, directly on a surface of a semiconductor substrate. This conductive plug may directly contact a semiconductor region within the substrate. In the event an integrated circuit capacitor is used in a dynamic random access memory (DRAM) device, the semiconductor region may constitute a source/drain region of an access transistor within a DRAM memory cell. After the conductive plug has been formed, a mold insulating layer is preferably formed on the interdielectric layer. A step is also performed to pattern the mold insulating layer to define an opening therein that exposes the conductive plug within the interdielectric layer. An electrically conductive electrode layer is then formed on an upper surface of the mold insulating layer, on a sidewall of the opening within the mold insulating layer and on the conductive plug. This electrically conductive electrode layer may be formed by conformally depositing a blanket polysilicon layer on the mold insulating layer.
- The electrically conductive electrode layer is then covered with a planarization insulating layer. This planarization insulating layer also extends into the opening within the mold insulating layer. The planarization insulating layer and the electrically conductive electrode layer are then planarized to expose the upper surface of the mold insulating layer and define a capacitor electrode layer that extends on the sidewall of the opening and on the conductive plug. To reduce the likelihood of breakage of the capacitor electrode layer, the capacitor electrode layer is then selectively etched back to expose the sidewall of the opening and define a lower capacitor electrode that is recessed relative to the upper surface of the mold insulating layer. The planarization insulating layer is then removed along with a portion of an upper surface of the mold insulating layer. This removal step exposes an inner surface of the lower capacitor electrode. This removal step may comprise etching the planarization insulating layer at a first rate while simultaneously etching the upper surface of the mold insulating layer at a second rate slower than the first rate. Hemispherical silicon grains (HSGs) are then formed on the inner surface of the lower capacitor electrode. The mold insulating layer may be etched again to expose an outer surface of the lower capacitor electrode. A dielectric layer and upper capacitor electrode layer are then formed on the lower capacitor electrode.
- FIG. 1 is a sectional view of a conventional capacitor in which hemispherical grains (HSG) are formed on an internal surface of a cylindrical lower electrode;
- FIGS. 2 and 3 are cross-sectional views illustrating steps of manufacturing a capacitor according to the prior art; and
- FIGS. 4 through 8 are cross-sectional views illustrating steps of manufacturing an integrated circuit capacitor according to a preferred embodiment of the present invention.
- The present invention will be described more fully hereinafter with reference to the accompanying drawings in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the thickness of layers and regions are exaggerated for clarity. It will be understood that when an element such as a layer, region or substrate is referred to as being “on” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” another element, there are no intervening elements present. Like reference numerals refer to like elements throughout the drawings.
- FIGS. 4 through 8 are sectional views illustrating steps of manufacturing a capacitor in which hemispherical grains (HSG) are formed on an inner surface of a cylindrical lower electrode, according to a preferred embodiment of the present invention. First, referring to FIG. 4, an
interdielectric layer 110 in which devices such as a transistor (not shown) are formed, is selectively etched, and contact holes for exposing active regions of the substrate are formed on a lower substrate (not shown). Next, a conductive material, such as polycrystalline silicon in which impurities are doped, is deposited on the entire surface of theinterdielectric layer 110 in which the contact holes are formed, and contact plugs 120 of lower electrodes are formed by removing and planarizing the resultant structure until theinterdielectric layer 110 is exposed. - Next, a
mold insulating layer 140, havingopenings 145 therein which expose the contact plugs 120, is formed on theplanarized interdielectric layer 110. Specifically, themold insulating layer 140 may comprise plasma enhanced tetraethylortho silicate (PE-TEOS) or phosphor silicate glass (PSG). Subsequently, a photoresist pattern (not shown) for exposing a region in which a lower capacitor electrode is to be formed, is formed on the PE-TEOS layer or the PSG layer. The PE-TEOS layer or the PSG layer is then selectively etched, using the photoresist pattern as an etching mask, to defineopenings 145 for exposing the contact plugs 120. Here, an etching stop layer (not shown) formed of, for example, a silicon nitride film, may be formed between theinterdielectric layer 110 and themold insulating layer 140. This etching stop layer can be used to facilitate proper termination of the etching step to define theopenings 145. - Referring to FIG. 5, an amorphous silicon layer is conformally deposited on the exposed contact plugs120 and on the entire surface of the
mold insulating layer 140 in which the openings (145 of FIG. 4) are formed, to form alower electrode layer 160. Subsequently, aplanarization insulating layer 180 for preventing a slurry or a polished residue from being attached to the concave portions of thelower electrode layer 160 during chemical mechanical polishing (CMP) is formed on the entire surface of thelower electrode layer 160. Theplanarization insulating layer 180 is preferably formed of a material having an etching selection ratio with respect to themold insulating layer 140. Theplanarization insulating layer 180 may comprise undoped silicate glass (USG) or spin-on-glass (SOG). - Subsequently, the
planarization insulating layer 180 and thelower electrode layer 160 are planarized (e.g., down to apolished line 200, marked as a dotted line in FIG. 5), until themold insulating layer 140 is exposed. This planarization step may be performed by a CMP operation. Thus, thelower electrode layer 160 is removed on an upper surface of themold insulating layer 140 and becomes separate cylindrical lower electrodes. Theplanarization insulating layer 180 remains in the concave portions of the lower electrodes as insulatingregions 180′. A CMP process need not necessarily be used to separate the lower electrodes from each other. A blanket etch back process may be used instead of a CMP process, for example, in the embodiments of the present invention. - Referring to FIG. 6, parts of the upper surface of a cylindrical lower electrode are then etched back (i.e., recessed) to a predetermined depth h with respect to the
mold insulating layer 140, to form a cylindricallower electrode 165. The top extensions of thelower electrode 165 are recessed from the surfaces of themold insulating layer 140 and theplanarization insulating regions 180′. The etching time is preferably controlled to cause the etching depth h of the cylindricallower electrode 165 to be about the same as or somewhat greater than the depth to which themold insulating layer 140 is etched back and recessed during a subsequent wet-etching step for removing theplanarization insulating regions 180′. - Referring to FIG. 7, the
planarization insulating regions 180′ remaining in the concave portions of the separated cylindricallower electrodes 165 are then removed. Specifically, theplanarization insulating regions 180′, which may be formed of USG or SOG, may be removed by wet-etching using an etching solution having an etching selection ratio with respect to the mold insulating layer 140 (of FIG. 6), which may be formed of PE-TEOS or PSG such that theplanarization insulating regions 180′ are more readily etched than themold insulating layer 140. For example, an etching solution, such as a hydrofluoric acid (HF) solution, may be used as a wet etchant for a predetermined time. Thus, as shown in FIG. 7, theplanarization insulating regions 180′ are removed and themold insulating layer 140′ is removed to a depth h in comparison with FIG. 6. As a result, the thickness of themold insulating layer 140′ and the height of the cylindricallower electrode 165 may be about the same. - Subsequently, hemispherical silicon grains (HSG) are formed on the inner surfaces of the cylindrical
lower electrodes 165 using conventional HSG formation techniques. Because external surfaces of the cylindricallower electrodes 165 are surrounded by themold insulating layer 140′, the HSG is formed only on the internal surfaces of the cylindricallower electrodes 170, as shown in FIG. 8. Next, adielectric layer 220 and anupper electrode 240 are formed to complete the capacitor structure. - Alternatively, after the HSG is formed, the
mold insulating layer 140′ surrounding the cylindricallower electrodes 170 may be removed. Then, thedielectric layer 220 and theupper electrode 240 may then be formed on the external surfaces of the cylindricallower electrodes 170 in order to increase the active area of each capacitor. - As described above, the upper surface of the lower electrode layer may be removed to a depth in which the mold insulating layer is subsequently etched and removed, before the planarization insulating regions filling the insides of the lower electrodes are removed. Accordingly, even though parts of the mold insulating layer are typically removed when the planarization insulating layer is removed by etching, the lower electrode does not project above the mold insulating layer. Because the HSG is not formed on the external upper surfaces of the lower electrodes, short-circuiting between neighboring lower electrodes can be inhibited, and reliable capacitors can be manufactured.
- In the drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.
Claims (16)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020000072940A KR20020043815A (en) | 2000-12-04 | 2000-12-04 | Manufacturing method of hemispherical grain capacitor |
KR2000-72940 | 2000-12-04 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020068412A1 true US20020068412A1 (en) | 2002-06-06 |
US6448146B1 US6448146B1 (en) | 2002-09-10 |
Family
ID=19702634
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/862,367 Expired - Fee Related US6448146B1 (en) | 2000-12-04 | 2001-05-22 | Methods of manufacturing integrated circuit capacitors having hemispherical grain electrodes |
Country Status (2)
Country | Link |
---|---|
US (1) | US6448146B1 (en) |
KR (1) | KR20020043815A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050106808A1 (en) * | 2003-11-17 | 2005-05-19 | Suk-Won Yu | Semiconductor devices having at least one storage node and methods of fabricating the same |
US20080102595A1 (en) * | 2003-09-22 | 2008-05-01 | Samsung Electronics Co., Ltd. | Etching method for manufacturing semiconductor device |
US20090146254A1 (en) * | 2007-05-11 | 2009-06-11 | Elpida Memory, Inc. | Semiconductor device and manufacturing method therefor |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002124650A (en) * | 2000-10-17 | 2002-04-26 | Hitachi Ltd | Manufacturing method of semiconductor integrated circuit device |
US6410955B1 (en) | 2001-04-19 | 2002-06-25 | Micron Technology, Inc. | Comb-shaped capacitor for use in integrated circuits |
KR100404478B1 (en) * | 2001-05-16 | 2003-11-05 | 주식회사 하이닉스반도체 | Method for forming capacitor of semiconductor device |
US6888217B2 (en) * | 2001-08-30 | 2005-05-03 | Micron Technology, Inc. | Capacitor for use in an integrated circuit |
US6836398B1 (en) * | 2002-10-31 | 2004-12-28 | Advanced Micro Devices, Inc. | System and method of forming a passive layer by a CMP process |
KR100620659B1 (en) * | 2002-12-30 | 2006-09-13 | 주식회사 하이닉스반도체 | Method for fabricating capacitor of semiconductor device |
KR101429724B1 (en) * | 2008-12-10 | 2014-08-13 | 삼성전자주식회사 | Method of forming a contact structure, method of fabricating a semiconductor device using the same, and semiconductor devices fabricated using the same |
KR101895460B1 (en) * | 2012-03-23 | 2018-09-05 | 삼성전자주식회사 | Capacitor structures and methods of forming the same |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59171157A (en) | 1983-03-18 | 1984-09-27 | Hitachi Ltd | Semiconductor device |
US5623243A (en) | 1990-03-20 | 1997-04-22 | Nec Corporation | Semiconductor device having polycrystalline silicon layer with uneven surface defined by hemispherical or mushroom like shape silicon grain |
JP2508948B2 (en) | 1991-06-21 | 1996-06-19 | 日本電気株式会社 | Method for manufacturing semiconductor device |
US5142438A (en) | 1991-11-15 | 1992-08-25 | Micron Technology, Inc. | Dram cell having a stacked capacitor with a tantalum lower plate, a tantalum oxide dielectric layer, and a silicide buried contact |
JP2786071B2 (en) | 1993-02-17 | 1998-08-13 | 日本電気株式会社 | Method for manufacturing semiconductor device |
KR970000977B1 (en) | 1993-05-21 | 1997-01-21 | 현대전자산업 주식회사 | Capacitor producing method of semiconductor device |
JPH0738068A (en) | 1993-06-28 | 1995-02-07 | Mitsubishi Electric Corp | Semiconductor device and its manufacture |
US5330931A (en) | 1993-09-22 | 1994-07-19 | Northern Telecom Limited | Method of making a capacitor for an integrated circuit |
JPH07161931A (en) | 1993-12-02 | 1995-06-23 | Nec Corp | Manufacture of semiconductor device |
US5407534A (en) | 1993-12-10 | 1995-04-18 | Micron Semiconductor, Inc. | Method to prepare hemi-spherical grain (HSG) silicon using a fluorine based gas mixture and high vacuum anneal |
KR950021644A (en) | 1993-12-31 | 1995-07-26 | 김주용 | Semiconductor Memory and Manufacturing Method |
US5362632A (en) | 1994-02-08 | 1994-11-08 | Micron Semiconductor, Inc. | Barrier process for Ta2 O5 capacitor |
JP2827958B2 (en) | 1995-04-27 | 1998-11-25 | 日本電気株式会社 | Method for manufacturing capacitive element of semiconductor storage device |
US5612558A (en) | 1995-11-15 | 1997-03-18 | Micron Technology, Inc. | Hemispherical grained silicon on refractory metal nitride |
US5554557A (en) | 1996-02-02 | 1996-09-10 | Vanguard International Semiconductor Corp. | Method for fabricating a stacked capacitor with a self aligned node contact in a memory cell |
US5963804A (en) * | 1997-03-14 | 1999-10-05 | Micron Technology, Inc. | Method of making a doped silicon structure with impression image on opposing roughened surfaces |
US6218260B1 (en) | 1997-04-22 | 2001-04-17 | Samsung Electronics Co., Ltd. | Methods of forming integrated circuit capacitors having improved electrode and dielectric layer characteristics and capacitors formed thereby |
KR100270211B1 (en) | 1998-04-09 | 2000-10-16 | 윤종용 | Dram cell capacitor and method of fabricating the same |
KR100292938B1 (en) * | 1998-07-16 | 2001-07-12 | 윤종용 | Highly integrated DRAM cell capacitors and their manufacturing method |
JP2000216356A (en) * | 1999-01-21 | 2000-08-04 | Nec Corp | Semiconductor device and its manufacture |
US6403442B1 (en) * | 1999-09-02 | 2002-06-11 | Micron Technology, Inc. | Methods of forming capacitors and resultant capacitor structures |
TW432690B (en) * | 1999-10-18 | 2001-05-01 | Taiwan Semiconductor Mfg | Fabricating method of crown-shaped capacitor for dynamic random access memory |
US6319771B1 (en) * | 2000-07-21 | 2001-11-20 | Vanguard International Semiconductor Corp. | Fabrication process for a lower electrode of a memory capacitor |
-
2000
- 2000-12-04 KR KR1020000072940A patent/KR20020043815A/en not_active Application Discontinuation
-
2001
- 2001-05-22 US US09/862,367 patent/US6448146B1/en not_active Expired - Fee Related
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080102595A1 (en) * | 2003-09-22 | 2008-05-01 | Samsung Electronics Co., Ltd. | Etching method for manufacturing semiconductor device |
US20050106808A1 (en) * | 2003-11-17 | 2005-05-19 | Suk-Won Yu | Semiconductor devices having at least one storage node and methods of fabricating the same |
US20090146254A1 (en) * | 2007-05-11 | 2009-06-11 | Elpida Memory, Inc. | Semiconductor device and manufacturing method therefor |
US8169015B2 (en) * | 2007-05-11 | 2012-05-01 | Elpida Memory, Inc. | Semiconductor device and manufacturing method therefor |
US8384143B2 (en) | 2007-05-11 | 2013-02-26 | Elpida Memory, Inc. | Semiconductor device and manufacturing method therefor |
US8884350B2 (en) | 2007-05-11 | 2014-11-11 | Ps4 Luxco S.A.R.L. | Semiconductor device |
USRE46798E1 (en) * | 2007-05-11 | 2018-04-17 | Longitude Semiconductor S.A.R.L. | Semiconductor device and manufacturing method therefor |
Also Published As
Publication number | Publication date |
---|---|
US6448146B1 (en) | 2002-09-10 |
KR20020043815A (en) | 2002-06-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7452769B2 (en) | Semiconductor device including an improved capacitor and method for manufacturing the same | |
US8941165B2 (en) | Methods of fabricating integrated circuit capacitors having u-shaped lower capacitor electrodes | |
US7126180B2 (en) | Semiconductor device including a capacitor having improved structural stability and enhanced capacitance, and method of manufacturing the semiconductor device | |
KR100319560B1 (en) | Method of forming a capacitor storage node using a cmp stopping layer | |
US20050263814A1 (en) | Bottom electrode of capacitor of semiconductor device and method of forming the same | |
KR20050080670A (en) | Capacitor having enhanced structural stability, method of manufacturing the capacitor, semiconductor device having the capacitor, and method of manufacturing the semiconductor device | |
JP2001189438A (en) | Semiconductor memory device and manufacturing method therefor | |
KR100666387B1 (en) | Method of manufacturing a conductive pattern and semiconductor device using the same | |
US6548349B2 (en) | Method for fabricating a cylinder-type capacitor for a semiconductor device | |
KR100330714B1 (en) | Buried contact structure and method of making the same in semiconductor device | |
US6448146B1 (en) | Methods of manufacturing integrated circuit capacitors having hemispherical grain electrodes | |
US6238968B1 (en) | Methods of forming integrated circuit capacitors having protected layers of HSG silicon therein | |
US7018892B2 (en) | Semiconductor capacitor structure and method for manufacturing the same | |
US7544985B2 (en) | Semiconductor capacitor structure and method for manufacturing the same | |
US20030227045A1 (en) | Method of forming storage nodes comprising a base in a contact hole and related structures | |
CA2119547A1 (en) | Semiconductor device capacitor and method for manufacturing the same | |
KR100937937B1 (en) | Semiconductor memory device and method for fabricating for thereof | |
KR20030093792A (en) | Method of fabricating capacitor in semiconductor | |
KR20040095919A (en) | Memory cell of semiconductor memory device and method for fabricating thereof | |
KR20010083349A (en) | Method for fabricating globally planarized semiconductor device | |
KR20020000323A (en) | A method for formation of cylindrical capacitors of semiconductor devices | |
KR20060068993A (en) | Semiconductor memory device and method for fabricating the same | |
KR20040008509A (en) | Method for forming capacitor of semiconductor device | |
KR20010083566A (en) | A method of fabricating a capacitor | |
GB2408147A (en) | Bottom electrode of capacitor of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, SEUNG-HWAN;PARK, KI-YEON;LIM, JAE-SOON;REEL/FRAME:011840/0583 Effective date: 20010510 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20140910 |