US20020096730A1 - Stacked package structure of image sensor - Google Patents
Stacked package structure of image sensor Download PDFInfo
- Publication number
- US20020096730A1 US20020096730A1 US09/770,084 US77008401A US2002096730A1 US 20020096730 A1 US20020096730 A1 US 20020096730A1 US 77008401 A US77008401 A US 77008401A US 2002096730 A1 US2002096730 A1 US 2002096730A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- image sensor
- package structure
- stacked package
- sensor according
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 claims abstract description 58
- 239000011521 glass Substances 0.000 claims description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 239000011347 resin Substances 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- 206010013647 Drowning Diseases 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000012858 packaging process Methods 0.000 description 1
- 230000005236 sound signal Effects 0.000 description 1
- 230000001131 transforming effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0203—Containers; Encapsulations, e.g. encapsulation of photodiodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
- H01L2225/06586—Housing with external bump or bump-like connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/15165—Monolayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
- H01L2924/15321—Connection portion the connection portion being formed on the die mounting surface of the substrate being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/162—Disposition
- H01L2924/1627—Disposition stacked type assemblies, e.g. stacked multi-cavities
Definitions
- the present invention relates to a stacked package structure of an image sensor, in particular, to a structure in which integrated circuit and image sensing chip, both having different function, are packaged into a package body so as to reduce the number of the package substrates and to integrally package the integrated circuited and image sensing chip both having different functions.
- a general sensor is used for sensing signals, which may be optical or audio signals.
- the sensor of the present invention is used for receiving images and transforming the image signals into electrical signal to be transmitted to a printed circuit board.
- a general sensor is used for receiving image signals and converting the image signals into electrical signals that are transmitted to a printed circuit board.
- the image sensor is then electrically connected to other integrated circuit to have any required functions.
- the image sensor may be electrically connected to a digital signal processor that processes the signals generated from the image sensor.
- the image sensor may also be electrically connected to a micro controller, a central processor, or the like, so as to have any required function.
- the conventional image sensor is packaged, the integrated circuits corresponding to the image sensor have to be individually packaged with the image sensor. Then, the packaged image sensor and various signal processing units are electrically connected onto the printed circuit board.
- the image sensor is electrically connected to the signal processing units by a plurality of wirings, respectively, therefore, in order to individually package each of the signal processing units and the image sensor, a plurality of substrates and package bodied have to be used, thereby increasing the manufacturing costs. Furthermore, the required area of the printed circuit board should be large when mounting each of the processing units onto the printed circuit board, so the products cannot be made small, thin, and light.
- the present invention provides a stacked structure of an image sensor to overcome the disadvantages caused by conventional sensor.
- a stacked package structure of an image sensor for electrically connecting to a printed circuit board comprises a substrate, an image sensing chip, an integrated circuit, and a transparent layer.
- the substrate has a first surface formed with signal input terminals, and a second surface formed with signal input terminals and signal output terminals, which is electrically connected to the printed circuit board.
- the image sensing chip is located on the first surface of the substrate and electrically connected to signal input terminals formed on the substrate.
- the integrated circuit is arranged on the second surface of the substrate and electrically connected to the signal output terminals formed on the second surface of the substrate.
- the transparent layer covers over image sensing chip, which can receive image signals via the transparent layer and convert the image signals into electrical signals that are to be transmitted to the substrate.
- the image sensing chip of the image sensing product and integrated circuit can be integrally package.
- FIG. 1 is a schematic illustration showing a stacked package structure of an image sensor according to a first embodiment of the present invention.
- FIG. 2 is a schematic illustration showing a stacked package structure of an image sensor according to a second embodiment of the present invention.
- FIG. 3 is a schematic illustration showing a stacked package structure of an image sensor according to a third embodiment of the present invention.
- the stacked package structure of an image sensor of the present invention includes a substrate 10 , an integrated circuit 22 , an image sensing chip 26 , a projecting structure 30 and a transparent layer 32 .
- the substrate 10 has a first surface 12 and a second surface 14 opposite to the first surface 14 .
- the first surface 12 of the substrate 10 is formed with signal input terminals 16 for transmitting signals from the image sensing chip 26 to the substrate 10 .
- the second surface 14 is formed with signal input terminals 17 for transmitting signals from the integrated circuit 22 to the substrate 10 , then the second surface 14 is also formed with signal output terminals 18 , which may be metallic lead-frames for electrically connecting to the printed circuit board 20 .
- the signals from the substrate 10 can be transmitted to the printed circuit board 20 .
- the integrated circuit 22 is signal unit such as a digital signal processing unit, a micro-processor, a central processor unit (CPU), or the like.
- the integrated circuit 22 is mounted on the second surface 14 of the substrate 10 and is electrically connected to signal input terminals 17 on the second surface 14 of the substrate 10 via a plurality of the wirings 24 by way of wire bonding. So that the integrated circuit 22 can be electrically connected to the substrate 10 .
- a mold resin 25 is sealed on the integrated circuit 22 to prevent the plurality of the wirings 24 .
- the image sensing chip 26 is arranged on the first surface 12 of the substrate 10 , and is electrically connected to the signal input terminals 16 on the first surface 12 of the substrate 10 via a plurality of wirings 28 by way of wire bond. So as to the image sensing chip 26 can be transmit the signals from the image sensitive chip 26 to the substrate 10 . While the integrated circuit 22 is a digital signal processor, which can be processed the signals from the image sensing chip 26 and may be transmitted the signals to the printed circuit board 20 .
- a projecting structure 30 is a frame structure, which is mounted on the first surface 12 of the substrate 10 for surrounding the image sensing chip 26 .
- a transparent layer 32 may be a transparent glass, which is located on the projecting structure 30 to cover the image sensing chip 26 . So that the image sensing chip 26 can receive an image signals via the transparent layer 32 and can transform the image signals into electrical signals that are to be transmitted to the substrate 10 .
- FIG. 2 is a schematic illustration showing a stacked package structure of an image sensor according to a second embodiment of the present invention.
- the second surface 14 of substrate 10 is formed with a cavity 34 .
- the integrated circuit 22 is located within the cavity 34 , and is electrically connected to the signal input terminals 17 on the second surface 14 of the substrate 10 via a plurality of wirings 24 by way of wire bonding.
- a mold resin 25 is sealed on the integrated circuit 22 to prevent a plurality of the wirings 24 .
- the signal output terminals 18 on the second surface 14 of the substrate 10 are metallic balls arranged in the form of ball grid array for electrically connecting to the printed circuit board 20 .
- the image sensing chip 26 is located on the first surface 12 of the substrate 10 , and is electrically connected to the signal input 16 on the first surface 12 of the substrate 10 via a plurality of wirings 28 by way of wire bonding. Therefore, the image sensing chip 26 is electrically connected to the substrate 10 , then transmitted the signals from the image sensing 26 to the substrate 10 .
- the bonding pads of the integrated circuit 22 being formed with metallic connected point 36 for electrically connecting to signal input terminals 17 on the second surface 14 of the substrate 10 by way of flip-chip type.
- the integrated circuit 22 is electrically connected to the substrate 10 .
- the signal output terminals 18 are metallic balls arranged in the form of ball grid array for electrically connecting to the printed circuit board 20 .
- the image sensing chip 26 is located on the first surface 12 of the substrate 10 , and is electrically connected to the signal input 16 of the substrate 10 via a plurality of wirings 24 by way of wire bond. So as to the image sensing chip 26 is electrically connected to the substrate 10 for transmitting the signals from the image sensing chip 26 to the substrate 10 .
- the projecting structure 30 is a frame structure, which is mounted on the first surface 12 of the substrate 10 for surrounding the image sensing chip 26 .
- the transparent layer 32 may be a transparent glass, which is located on the projecting structure 30 to cover the image sensing chip 26 . So that the image sensing chip 26 can receive image signals via the transparent layer 32 and can transform the image signals into electrical signals transmitted to the substrate 10 .
- the material forming the substrate 10 can be reduced, thereby lowering the manufacturing costs of the image sensing products.
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a stacked package structure of an image sensor, in particular, to a structure in which integrated circuit and image sensing chip, both having different function, are packaged into a package body so as to reduce the number of the package substrates and to integrally package the integrated circuited and image sensing chip both having different functions.
- 2. Description of the Art
- A general sensor is used for sensing signals, which may be optical or audio signals. The sensor of the present invention is used for receiving images and transforming the image signals into electrical signal to be transmitted to a printed circuit board.
- A general sensor is used for receiving image signals and converting the image signals into electrical signals that are transmitted to a printed circuit board. The image sensor is then electrically connected to other integrated circuit to have any required functions. For example, the image sensor may be electrically connected to a digital signal processor that processes the signals generated from the image sensor. Further, the image sensor may also be electrically connected to a micro controller, a central processor, or the like, so as to have any required function.
- However, since the conventional image sensor is packaged, the integrated circuits corresponding to the image sensor have to be individually packaged with the image sensor. Then, the packaged image sensor and various signal processing units are electrically connected onto the printed circuit board.
- Thereafter, the image sensor is electrically connected to the signal processing units by a plurality of wirings, respectively, therefore, in order to individually package each of the signal processing units and the image sensor, a plurality of substrates and package bodied have to be used, thereby increasing the manufacturing costs. Furthermore, the required area of the printed circuit board should be large when mounting each of the processing units onto the printed circuit board, so the products cannot be made small, thin, and light.
- In order to solve the above-mention problems, the present invention provides a stacked structure of an image sensor to overcome the disadvantages caused by conventional sensor.
- It is therefore an object of the present invention to provide a stacked package structure of an image sensor for reducing the number of the package elements and lowering the package costs.
- It is therefore another object of the present invention to provide a stacked package structure of an image sensor for simplifying and facilitating the manufacturing processes.
- It is therefor still object of the present invention to provide a stacked package structure of an image sensor for lowering the area of the image sensor.
- It is therefor yet object of the present invention to provide a stacked package structure of an image sensor for lowering the package costs and testing costs of the image sensing products.
- According to one aspect of the present invention, a stacked package structure of an image sensor for electrically connecting to a printed circuit board comprises a substrate, an image sensing chip, an integrated circuit, and a transparent layer. The substrate has a first surface formed with signal input terminals, and a second surface formed with signal input terminals and signal output terminals, which is electrically connected to the printed circuit board. The image sensing chip is located on the first surface of the substrate and electrically connected to signal input terminals formed on the substrate. The integrated circuit is arranged on the second surface of the substrate and electrically connected to the signal output terminals formed on the second surface of the substrate. And the transparent layer covers over image sensing chip, which can receive image signals via the transparent layer and convert the image signals into electrical signals that are to be transmitted to the substrate.
- Thus, the image sensing chip of the image sensing product and integrated circuit can be integrally package.
- FIG. 1 is a schematic illustration showing a stacked package structure of an image sensor according to a first embodiment of the present invention.
- FIG.2 is a schematic illustration showing a stacked package structure of an image sensor according to a second embodiment of the present invention.
- FIG.3 is a schematic illustration showing a stacked package structure of an image sensor according to a third embodiment of the present invention.
- The embodiment of the present invention will now be described reference to the drowning.
- Referring to FIG. 1, the stacked package structure of an image sensor of the present invention includes a
substrate 10, an integratedcircuit 22, animage sensing chip 26, aprojecting structure 30 and atransparent layer 32. - The
substrate 10 has afirst surface 12 and asecond surface 14 opposite to thefirst surface 14. Thefirst surface 12 of thesubstrate 10 is formed withsignal input terminals 16 for transmitting signals from theimage sensing chip 26 to thesubstrate 10. Thesecond surface 14 is formed withsignal input terminals 17 for transmitting signals from the integratedcircuit 22 to thesubstrate 10, then thesecond surface 14 is also formed withsignal output terminals 18, which may be metallic lead-frames for electrically connecting to the printedcircuit board 20. Thus, the signals from thesubstrate 10 can be transmitted to the printedcircuit board 20. - The
integrated circuit 22 is signal unit such as a digital signal processing unit, a micro-processor, a central processor unit (CPU), or the like. The integratedcircuit 22 is mounted on thesecond surface 14 of thesubstrate 10 and is electrically connected tosignal input terminals 17 on thesecond surface 14 of thesubstrate 10 via a plurality of thewirings 24 by way of wire bonding. So that the integratedcircuit 22 can be electrically connected to thesubstrate 10. Amold resin 25 is sealed on the integratedcircuit 22 to prevent the plurality of thewirings 24. - The
image sensing chip 26 is arranged on thefirst surface 12 of thesubstrate 10, and is electrically connected to thesignal input terminals 16 on thefirst surface 12 of thesubstrate 10 via a plurality ofwirings 28 by way of wire bond. So as to theimage sensing chip 26 can be transmit the signals from the imagesensitive chip 26 to thesubstrate 10. While the integratedcircuit 22 is a digital signal processor, which can be processed the signals from theimage sensing chip 26 and may be transmitted the signals to the printedcircuit board 20. - A
projecting structure 30 is a frame structure, which is mounted on thefirst surface 12 of thesubstrate 10 for surrounding theimage sensing chip 26. - A
transparent layer 32 may be a transparent glass, which is located on theprojecting structure 30 to cover theimage sensing chip 26. So that theimage sensing chip 26 can receive an image signals via thetransparent layer 32 and can transform the image signals into electrical signals that are to be transmitted to thesubstrate 10. - Please referring to FIG. 2 is a schematic illustration showing a stacked package structure of an image sensor according to a second embodiment of the present invention.
- The
second surface 14 ofsubstrate 10 is formed with acavity 34. Then, the integratedcircuit 22 is located within thecavity 34, and is electrically connected to thesignal input terminals 17 on thesecond surface 14 of thesubstrate 10 via a plurality ofwirings 24 by way of wire bonding. Amold resin 25 is sealed on the integratedcircuit 22 to prevent a plurality of thewirings 24. Thesignal output terminals 18 on thesecond surface 14 of thesubstrate 10 are metallic balls arranged in the form of ball grid array for electrically connecting to the printedcircuit board 20. - The
image sensing chip 26 is located on thefirst surface 12 of thesubstrate 10, and is electrically connected to thesignal input 16 on thefirst surface 12 of thesubstrate 10 via a plurality ofwirings 28 by way of wire bonding. Therefore, theimage sensing chip 26 is electrically connected to thesubstrate 10, then transmitted the signals from the image sensing 26 to thesubstrate 10. - Referring to FIG. 3, the bonding pads of the integrated
circuit 22 being formed with metallic connectedpoint 36 for electrically connecting tosignal input terminals 17 on thesecond surface 14 of thesubstrate 10 by way of flip-chip type. Thus the integratedcircuit 22 is electrically connected to thesubstrate 10. Thesignal output terminals 18 are metallic balls arranged in the form of ball grid array for electrically connecting to the printedcircuit board 20. - The
image sensing chip 26 is located on thefirst surface 12 of thesubstrate 10, and is electrically connected to thesignal input 16 of thesubstrate 10 via a plurality ofwirings 24 by way of wire bond. So as to theimage sensing chip 26 is electrically connected to thesubstrate 10 for transmitting the signals from theimage sensing chip 26 to thesubstrate 10. - The
projecting structure 30 is a frame structure, which is mounted on thefirst surface 12 of thesubstrate 10 for surrounding theimage sensing chip 26. - The
transparent layer 32 may be a transparent glass, which is located on theprojecting structure 30 to cover theimage sensing chip 26. So that theimage sensing chip 26 can receive image signals via thetransparent layer 32 and can transform the image signals into electrical signals transmitted to thesubstrate 10. - According to the above-mention structure, the following advantages can be obtained.
- 1. Since the
image sensing chip 34 and integratedcircuit 30 can be integrally package, the material forming thesubstrate 10 can be reduced, thereby lowering the manufacturing costs of the image sensing products. - 2. Since the
image sensing chip 34 and integrated circuit 30can be integrally package, the area of the image sensing products can be reduced. - 3. Since the
image sensing chip 34 and integrated circuit 30can be integrally package, there is only one package body. Thus, one testing fixture needs be used, and the testing costs can also be reduced. - 4. Since the
image sensing chip 34 and integrated circuit 30can be integrally package, two chips can be package by only one packaging process. The package costs can thus effectively lowered. - While the present invention has been described by way of example and in terms of preferred embodiments, it is to be understood that the present invention is not limited to the disclosed embodiments. Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications.
Claims (12)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/770,084 US6559539B2 (en) | 2001-01-24 | 2001-01-24 | Stacked package structure of image sensor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/770,084 US6559539B2 (en) | 2001-01-24 | 2001-01-24 | Stacked package structure of image sensor |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020096730A1 true US20020096730A1 (en) | 2002-07-25 |
US6559539B2 US6559539B2 (en) | 2003-05-06 |
Family
ID=25087421
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/770,084 Expired - Lifetime US6559539B2 (en) | 2001-01-24 | 2001-01-24 | Stacked package structure of image sensor |
Country Status (1)
Country | Link |
---|---|
US (1) | US6559539B2 (en) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030232461A1 (en) * | 2002-06-04 | 2003-12-18 | Bolken Todd O. | Methods for packaging image sensitive electronic devices |
US20050279916A1 (en) * | 2004-05-03 | 2005-12-22 | Tessera, Inc. | Image sensor package and fabrication method |
US20060014364A1 (en) * | 2004-06-30 | 2006-01-19 | Nec Electronics Corporation | Semiconductor device and semiconductor wafer and a method for manufacturing the same |
US20060022290A1 (en) * | 2004-04-27 | 2006-02-02 | Industrial Technology Research Institute | Image sensor packaging structure and method of manufacturing the same |
US20070146532A1 (en) * | 2005-12-22 | 2007-06-28 | Matsushita Electric Industrial Co., Ltd. | Package for solid image pickup element and solid image pickup device |
US20080185673A1 (en) * | 2007-02-05 | 2008-08-07 | Infineon Technologies Ag | Semiconductor Chip Module |
US20160020239A1 (en) * | 2014-07-16 | 2016-01-21 | Semiconductor Manufacturing International (Shanghai) Corporation | 3d integrated cis |
US20180308890A1 (en) * | 2015-12-29 | 2018-10-25 | China Wafer Level Csp Co., Ltd. | Image sensing chip packaging structure and packaging method therefor |
CN109103265A (en) * | 2018-09-19 | 2018-12-28 | 华天科技(西安)有限公司 | A kind of photosensor package structure and its packaging method with cushion block |
CN112820749A (en) * | 2018-09-29 | 2021-05-18 | 深圳市汇顶科技股份有限公司 | Chip packaging structure, method and electronic equipment |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6713854B1 (en) | 2000-10-16 | 2004-03-30 | Legacy Electronics, Inc | Electronic circuit module with a carrier having a mounting pad array |
US7102892B2 (en) * | 2000-03-13 | 2006-09-05 | Legacy Electronics, Inc. | Modular integrated circuit chip carrier |
US7337522B2 (en) * | 2000-10-16 | 2008-03-04 | Legacy Electronics, Inc. | Method and apparatus for fabricating a circuit board with a three dimensional surface mounted array of semiconductor chips |
EP1378152A4 (en) * | 2001-03-14 | 2006-02-01 | Legacy Electronics Inc | A method and apparatus for fabricating a circuit board with a three dimensional surface mounted array of semiconductor chips |
US6974517B2 (en) * | 2001-06-13 | 2005-12-13 | Raytheon Company | Lid with window hermetically sealed to frame, and a method of making it |
US6745449B2 (en) * | 2001-11-06 | 2004-06-08 | Raytheon Company | Method and apparatus for making a lid with an optically transmissive window |
US20030094677A1 (en) * | 2001-11-22 | 2003-05-22 | Cheng Wang Zhong | Suspended semiconductor package |
US6891276B1 (en) * | 2002-01-09 | 2005-05-10 | Bridge Semiconductor Corporation | Semiconductor package device |
US6988338B1 (en) | 2002-10-10 | 2006-01-24 | Raytheon Company | Lid with a thermally protected window |
ITMI20022467A1 (en) * | 2002-11-20 | 2004-05-21 | St Microelectronics Srl | PROCESS FOR REALIZING A BYTE SELECTION TRANSISTOR FOR |
KR100539234B1 (en) * | 2003-06-11 | 2005-12-27 | 삼성전자주식회사 | A CMOS type image sensor module having transparent polymeric encapsulation material |
US20060261458A1 (en) * | 2003-11-12 | 2006-11-23 | Amkor Technology, Inc. | Semiconductor package and manufacturing method thereof |
JP4443981B2 (en) * | 2004-03-31 | 2010-03-31 | 浜松ホトニクス株式会社 | Semiconductor photodetector element and photodetector |
US7045888B2 (en) * | 2004-06-29 | 2006-05-16 | Macronix International Co., Ltd. | Ultra thin dual chip image sensor package structure and method for fabrication |
TWI246777B (en) * | 2004-12-13 | 2006-01-01 | Jaw-Juinn Horng | Photo detector package |
WO2006076381A2 (en) * | 2005-01-12 | 2006-07-20 | Legacy Electronics, Inc. | Radial circuit board, system, and methods |
JP4859016B2 (en) * | 2005-03-18 | 2012-01-18 | ラピスセミコンダクタ株式会社 | Semiconductor package |
US7238897B2 (en) * | 2005-12-07 | 2007-07-03 | Taiwan Ic Packaging Corporation | Contact sensor and method for making the same |
KR100782774B1 (en) * | 2006-05-25 | 2007-12-05 | 삼성전기주식회사 | System in package module |
KR100809718B1 (en) * | 2007-01-15 | 2008-03-06 | 삼성전자주식회사 | Stack type semiconductor chip package having different type of chips and fabrication method thereof |
US8203214B2 (en) * | 2007-06-27 | 2012-06-19 | Stats Chippac Ltd. | Integrated circuit package in package system with adhesiveless package attach |
US10566369B2 (en) | 2016-12-22 | 2020-02-18 | UTAC Headquarters Pte. Ltd. | Image sensor with processor package |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5200631A (en) * | 1991-08-06 | 1993-04-06 | International Business Machines Corporation | High speed optical interconnect |
US5729038A (en) * | 1995-12-15 | 1998-03-17 | Harris Corporation | Silicon-glass bonded wafers |
US5763943A (en) * | 1996-01-29 | 1998-06-09 | International Business Machines Corporation | Electronic modules with integral sensor arrays |
US5994166A (en) * | 1997-03-10 | 1999-11-30 | Micron Technology, Inc. | Method of constructing stacked packages |
US5834839A (en) * | 1997-05-22 | 1998-11-10 | Lsi Logic Corporation | Preserving clearance between encapsulant and PCB for cavity-down single-tier package assembly |
-
2001
- 2001-01-24 US US09/770,084 patent/US6559539B2/en not_active Expired - Lifetime
Cited By (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050116355A1 (en) * | 2002-06-04 | 2005-06-02 | Bolken Todd O. | Packages for image sensitive electronic devices |
US6906403B2 (en) * | 2002-06-04 | 2005-06-14 | Micron Technology, Inc. | Sealed electronic device packages with transparent coverings |
US7195940B2 (en) | 2002-06-04 | 2007-03-27 | Micron Technology, Inc. | Methods for packaging image sensitive electronic devices |
US20030232461A1 (en) * | 2002-06-04 | 2003-12-18 | Bolken Todd O. | Methods for packaging image sensitive electronic devices |
US20070190687A1 (en) * | 2004-04-27 | 2007-08-16 | Industrial Technology Research Institute | Image sensor packaging structure and method of manufacturing the same |
US7544529B2 (en) | 2004-04-27 | 2009-06-09 | Industrial Technology Research Institute | Image sensor packaging structure and method of manufacturing the same |
US7417293B2 (en) * | 2004-04-27 | 2008-08-26 | Industrial Technology Research Institute | Image sensor packaging structure |
US20060022290A1 (en) * | 2004-04-27 | 2006-02-02 | Industrial Technology Research Institute | Image sensor packaging structure and method of manufacturing the same |
US7368695B2 (en) * | 2004-05-03 | 2008-05-06 | Tessera, Inc. | Image sensor package and fabrication method |
US20050279916A1 (en) * | 2004-05-03 | 2005-12-22 | Tessera, Inc. | Image sensor package and fabrication method |
US7663244B2 (en) * | 2004-06-30 | 2010-02-16 | Nec Electronics Corporation | Semiconductor device and semiconductor wafer and a method for manufacturing the same |
US20060014364A1 (en) * | 2004-06-30 | 2006-01-19 | Nec Electronics Corporation | Semiconductor device and semiconductor wafer and a method for manufacturing the same |
US20070278698A1 (en) * | 2004-06-30 | 2007-12-06 | Nec Electronics Corporation | Semiconductor device and semiconductor wafer and a method for manufacturing the same |
US7812457B2 (en) | 2004-06-30 | 2010-10-12 | Nec Electronics Corporation | Semiconductor device and semiconductor wafer and a method for manufacturing the same |
US20070146532A1 (en) * | 2005-12-22 | 2007-06-28 | Matsushita Electric Industrial Co., Ltd. | Package for solid image pickup element and solid image pickup device |
US7646428B2 (en) * | 2005-12-22 | 2010-01-12 | Panasonic Corporation | Package for solid image pickup element and solid image pickup device |
US20080185673A1 (en) * | 2007-02-05 | 2008-08-07 | Infineon Technologies Ag | Semiconductor Chip Module |
US7851829B2 (en) * | 2007-02-05 | 2010-12-14 | Infineon Technologies Ag | Semiconductor chip module |
US20160020239A1 (en) * | 2014-07-16 | 2016-01-21 | Semiconductor Manufacturing International (Shanghai) Corporation | 3d integrated cis |
US10269852B2 (en) * | 2014-07-16 | 2019-04-23 | Semiconductor Manufacturing International (Shanghai) Corporation | Vertically integrated three-dimensional CMOS image sensors (3D CIS) bonded with control circuit substrate |
US20180308890A1 (en) * | 2015-12-29 | 2018-10-25 | China Wafer Level Csp Co., Ltd. | Image sensing chip packaging structure and packaging method therefor |
CN109103265A (en) * | 2018-09-19 | 2018-12-28 | 华天科技(西安)有限公司 | A kind of photosensor package structure and its packaging method with cushion block |
CN112820749A (en) * | 2018-09-29 | 2021-05-18 | 深圳市汇顶科技股份有限公司 | Chip packaging structure, method and electronic equipment |
Also Published As
Publication number | Publication date |
---|---|
US6559539B2 (en) | 2003-05-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6559539B2 (en) | Stacked package structure of image sensor | |
US6627983B2 (en) | Stacked package structure of image sensor | |
US20020096729A1 (en) | Stacked package structure of image sensor | |
US6521881B2 (en) | Stacked structure of an image sensor and method for manufacturing the same | |
US6646316B2 (en) | Package structure of an image sensor and packaging | |
US6933493B2 (en) | Image sensor having a photosensitive chip mounted to a metal sheet | |
US6400007B1 (en) | Stacked structure of semiconductor means and method for manufacturing the same | |
US6680525B1 (en) | Stacked structure of an image sensor | |
US20060016973A1 (en) | Multi-chip image sensor package module | |
US7372135B2 (en) | Multi-chip image sensor module | |
US6759753B2 (en) | Multi-chip package | |
US6740973B1 (en) | Stacked structure for an image sensor | |
JP3502061B2 (en) | Image sensor stack package structure | |
US7049689B2 (en) | Chip on glass package | |
US20040113286A1 (en) | Image sensor package without a frame layer | |
JP3645833B2 (en) | Image sensor stack package structure | |
US6791842B2 (en) | Image sensor structure | |
US20040251510A1 (en) | Package structure of an image sensor module | |
US20020096782A1 (en) | Package structure of an image sensor and method for packaging the same | |
GB2374725A (en) | Stacked structure having image sensing chip and integrated circuit arrange on opposite surfaces of a substrate | |
GB2374727A (en) | Stacked package structure of an image sensor having a substrate with a cavity stacked on another substrate | |
JP3502063B2 (en) | Image sensor stack package structure | |
KR100414224B1 (en) | Stacked package structure of image sensor | |
JP2002368949A (en) | Stacked package structure for image sensor | |
US20040135242A1 (en) | Stacked structure of chips |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: KINGPAK TECHNOLOGY INC., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TU, HSIU WEN;CHEN, WEN CHUAN;HO, MON NAN;AND OTHERS;REEL/FRAME:011522/0164 Effective date: 20010117 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 8 |
|
SULP | Surcharge for late payment |
Year of fee payment: 7 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
FEPP | Fee payment procedure |
Free format text: PETITION RELATED TO MAINTENANCE FEES GRANTED (ORIGINAL EVENT CODE: PTGR) Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.) |