US20020114726A1 - Electronic device - Google Patents

Electronic device Download PDF

Info

Publication number
US20020114726A1
US20020114726A1 US10/104,108 US10410802A US2002114726A1 US 20020114726 A1 US20020114726 A1 US 20020114726A1 US 10410802 A US10410802 A US 10410802A US 2002114726 A1 US2002114726 A1 US 2002114726A1
Authority
US
United States
Prior art keywords
balls
solder
bonding
substrate
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/104,108
Inventor
Tasao Soga
Hanae Shimokawa
Tetsuya Nakatsuka
Kazuma Miura
Mikio Negishi
Hirokazu Nakajima
Tsuneo Endoh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Technology Corp
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to US10/104,108 priority Critical patent/US20020114726A1/en
Publication of US20020114726A1 publication Critical patent/US20020114726A1/en
Assigned to RENESAS TECHNOLOGY CORPORATION reassignment RENESAS TECHNOLOGY CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HITACHI, LTD.
Priority to US11/399,856 priority patent/US8022551B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K35/00—Rods, electrodes, materials, or media, for use in soldering, welding, or cutting
    • B23K35/22—Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by the composition or nature of the material
    • B23K35/24—Selection of soldering or welding materials proper
    • B23K35/26—Selection of soldering or welding materials proper with the principal constituent melting at less than 400 degrees C
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B32—LAYERED PRODUCTS
    • B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B15/00—Layered products comprising a layer of metal
    • B32B15/01—Layered products comprising a layer of metal all layers being exclusively metallic
    • C—CHEMISTRY; METALLURGY
    • C22—METALLURGY; FERROUS OR NON-FERROUS ALLOYS; TREATMENT OF ALLOYS OR NON-FERROUS METALS
    • C22C—ALLOYS
    • C22C11/00—Alloys based on lead
    • C22C11/06—Alloys based on lead with tin as the next major constituent
    • C—CHEMISTRY; METALLURGY
    • C22—METALLURGY; FERROUS OR NON-FERROUS ALLOYS; TREATMENT OF ALLOYS OR NON-FERROUS METALS
    • C22C—ALLOYS
    • C22C13/00—Alloys based on tin
    • C—CHEMISTRY; METALLURGY
    • C22—METALLURGY; FERROUS OR NON-FERROUS ALLOYS; TREATMENT OF ALLOYS OR NON-FERROUS METALS
    • C22C—ALLOYS
    • C22C5/00—Alloys based on noble metals
    • C22C5/02—Alloys based on gold
    • C—CHEMISTRY; METALLURGY
    • C22—METALLURGY; FERROUS OR NON-FERROUS ALLOYS; TREATMENT OF ALLOYS OR NON-FERROUS METALS
    • C22C—ALLOYS
    • C22C9/00—Alloys based on copper
    • C22C9/02—Alloys based on copper with tin as the next major constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/10—Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367—Cooling facilitated by shape of device
    • H01L23/3677—Wire-like or pin-like cooling fins or heat sinks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334—Auxiliary members in encapsulations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/492—Bases or plates or solder therefor
    • H01L23/4924—Bases or plates or solder therefor characterised by the materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/49513—Lead-frames or other flat leads characterised by the die pad having bonding material between chip and die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3457—Solder materials or compositions; Methods of application thereof
    • H05K3/3485—Applying solder paste, slurry or powder
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/06102—Disposition the bonding areas being at different heights
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/1012—Auxiliary members for bump connectors, e.g. spacers
    • H01L2224/10122—Auxiliary members for bump connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
    • H01L2224/10135—Alignment aids
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
    • H01L2224/11334—Manufacturing methods by local deposition of the material of the bump connector in solid form using preformed bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
    • H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/1147—Manufacturing methods using a lift-off mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13139—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29111—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199—Material of the matrix
    • H01L2224/29294—Material of the matrix with a principal constituent of the material being a liquid not provided for in groups H01L2224/292 - H01L2224/29291
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81009—Pre-treatment of the bump connector or the bonding area
    • H01L2224/81024—Applying flux to the bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81053—Bonding environment
    • H01L2224/81054—Composition of the atmosphere
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8112—Aligning
    • H01L2224/81136—Aligning involving guiding structures, e.g. spacers or supporting members
    • H01L2224/81138—Aligning involving guiding structures, e.g. spacers or supporting members the guiding structures being at least partially left in the finished device
    • H01L2224/81139—Guiding structures on the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812—Applying energy for connecting
    • H01L2224/81201—Compression bonding
    • H01L2224/81203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812—Applying energy for connecting
    • H01L2224/81201—Compression bonding
    • H01L2224/81205—Ultrasonic bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812—Applying energy for connecting
    • H01L2224/8121—Applying energy for connecting using a reflow oven
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399—Material
    • H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/81401—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/81409—Indium [In] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H01L2224/81815—Reflow soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/83801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00013—Fully indexed content
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01012—Magnesium [Mg]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01022—Titanium [Ti]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01024—Chromium [Cr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0103—Zinc [Zn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01032—Germanium [Ge]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01049—Indium [In]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01051—Antimony [Sb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01075—Rhenium [Re]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01087—Francium [Fr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01088—Radium [Ra]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0133—Ternary Alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0134—Quaternary Alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/0665—Epoxy resin
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097—Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701—Low temperature co-fired ceramic [LTCC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/1026—Compound semiconductors
    • H01L2924/1032—III-V
    • H01L2924/10329—Gallium arsenide [GaAs]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2924/15738—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2924/15738—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
    • H01L2924/1576—Iron [Fe] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/163—Connection portion, e.g. seal
    • H01L2924/16315—Shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/166—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/183—Connection portion, e.g. seal
    • H01L2924/18301—Connection portion, e.g. seal being an anchoring portion, i.e. mechanical interlocking between the encapsulation resin and another package part
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/02—Fillers; Particles; Fibers; Reinforcement materials
    • H05K2201/0203—Fillers and particles
    • H05K2201/0206—Materials
    • H05K2201/0215—Metallic fillers
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/04—Assemblies of printed circuits
    • H05K2201/045—Hierarchy auxiliary PCB, i.e. more than two levels of hierarchy for daughter PCBs are important
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09572—Solder filled plated through-hole in the final product
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10636—Leadless chip, e.g. chip capacitor or resistor
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3457—Solder materials or compositions; Methods of application thereof
    • H05K3/3463—Solder compositions in relation to features of the printed circuit board or the mounting process
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Definitions

  • the present invention relates to a technique for performing solder bonding through the use of a temperature hierarchy effective in the module mounting of electronic devices, and related technology.
  • soldering has so far been performed by temperature-hierarchical bonding in which parts are soldered first at temperatures between 330° C. and 350° C. by use of high-temperature solders, such as Pb-rich Pb-5 mass % Sn (hereinafter the indication of “mass %” is omitted and only a numeral is recited) solders (melting point: 314-310° C.) and Pb-10Sn solders (melting point: 302-275° C.), and bonding is then performed with the aid of Sn-37Pb eutectics (183° C.) of a low-temperature solder without melting soldered portions.
  • high-temperature solders such as Pb-rich Pb-5 mass % Sn (hereinafter the indication of “mass %” is omitted and only a numeral is recited) solders (melting point: 314-310° C.) and Pb-10Sn solders (melting point: 302-275° C.
  • This temperature-hierarchical bonding is adopted in semiconductor devices in which chips are die bonded, and in semiconductor devices of flip chip bonding, and in other types of fabrication processes. In other words, in semiconductor fabrication processes, it has become important to provide temperature-hierarchical bonding between a solder used within a semiconductor device and another solder for bonding the semiconductor device itself to a substrate.
  • soldering temperature ranging from 330 to 350° C. or at a temperature level of 290° C.
  • solders that provide the most suitable combinations, there are available Sn-5Sb solders (240-232° C.). However, when temperature and other variations on a substrate in a reflow furnace, are considered, there is no highly reliable solder on the lower-temperature side that can perform bonding without melting the Sn-5Sb solders.
  • an Au-20Sn solder (melting point: 280° C.) is known as a high-temperature solder, its use is limited because it is a hard material and its cost is high.
  • this solder is not used because it is hard and might break Si chips.
  • the chip parts and semiconductor chips are bonded to the module substrate by use of high-temperature solders and cap encapsulation or resin encapsulation is required. These chip parts require bonding at a temperature of not more than 290° C. maximum in terms of heat resistance.
  • the secondary reflow of this module is performed by use of an Sn-3Ag-0.5Cu solder, the soldering temperature reaches about 240° C. Therefore, because even an Sn-5Sb solder, which has the highest melting point of all Sn-base solders, has a melting point of 232° C. and because the melting point decreases further when the plating of a chip electrode contains Pb, it is impossible to avoid the remelting of the soldered portions of the chip parts in the module. Accordingly, a system or process that does not pose a problem even when a solder remelts is required.
  • FIG. 12( a ) is an explanatory drawing of outflow, which show the principle of solder flow during the secondary mounting reflow of chip parts in a module.
  • FIG. 12( b ) is a perspective view of an example of solder flow of chip parts.
  • the mechanism of a short circuit due to a solder outflow is such that the melting and expanding pressure of a solder within a module causes the interfaces between chip parts and a resin or the interface between the resin and a module substrate to be exfoliated and the solder flows into the exfoliated interface(s), with the result that the terminals at both ends of a surface mounted part are connected to each other, causing a short circuit.
  • the present invention provides a completely new solder paste, a method of solder bonding, and a soldered joint structure. It also provides temperature-hierarchical bonding by use of a solder capable of maintaining bonding strength at high temperatures. In addition the invention provides an electronic device in which temperature-hierarchical bonding is performed by use of a solder capable of maintaining bonding strength at high temperatures.
  • an electronic device provided with electronic parts and a substrate, in which the pads of the electronic parts and the pads of the substrate are bonded by junctions each containing Cu balls and a compound of Cu and Sn, and the Cu balls are bonded together by the compound of Cu and Sn.
  • the bonding of the electronic parts to the primary substrate is performed by the reflow of the solder paste containing the Cu balls and Sn solder balls and the bonding of the primary substrate to the secondary substrate is performed by the reflow of an Sn-(2.0-3.5)Ag-(0.5-1.0)Cu solder.
  • the solder can provide strength high enough to withstand a process during later solder bonding if other portion does not melt.
  • intermetallic compounds The melting points of intermetallic compounds are high. Because portions bonded with intermetallic compounds can provide sufficient bonding strength even at 300° C., intermetallic compounds can be used for temperature-hierarchical bonding on the higher-temperature side. Therefore, the present inventors performed bonding by use of a paste which is a mixture of Cu (or Ag, Au, Al or plastic) balls or these balls whose surfaces are plated with Sn, or other materials, and Sn-base solder balls, both of them being mixed at a volume ratio of about 50% to about 50%.
  • a paste which is a mixture of Cu (or Ag, Au, Al or plastic) balls or these balls whose surfaces are plated with Sn, or other materials, and Sn-base solder balls, both of them being mixed at a volume ratio of about 50% to about 50%.
  • the soldered portions of a module are made of a composite material having two functions, that is, the first function of ensuring high-temperature strength during the secondary reflow by elastic bonding force brought about from the bonding of the high-melting point compound and the second function of ensuring service life by the flexibility of soft Sn during temperature cycles. Therefore, the soldered portions can be adequately used in the temperature-hierarchical bonding at the high temperatures.
  • Conceivable measures to prevent shorts from being caused by a solder include (1) adopting a structure in which the solder within the module does not melt in secondary mounting reflow and (2) adopting another structure in which even when the solder within the module melts, the exfoliation at the interfaces between parts and the resin and at the interface between the resin and the module substrate is prevented by reducing the melting-and-expanding pressure of the solder.
  • resin design is difficult in these measures.
  • FIG. 13 shows a comparison of phenomena of molten solder flow between a case where a conventional solder is used in a resin encapsulation structure and another case where the solder of the invention is used.
  • the volume expansion of Pb-base solders is 3.6% [Science and Engineering of Metallic Materials; Masuo Kawamori, p. 14442].
  • Sn melts at temperatures of about 240° C. during secondary reflow mounting. Therefore, in view of the fact that the volume ratio of Cu balls to Sn balls is about 50%, the volume expansion immediately after melting is 1.4%, which is about 1/2.5 of that of Pb-base solders.
  • the conventional solder instantaneously expands 3.6% when it remelts. Therefore, in the case of a hard resin, since the resin cannot be deformed, the pressure increases, with the result that the molten solder flows into the interfaces between the chip parts and the resin. For this reason, it is necessary that the resin be soft.
  • the solder of the invention as is apparent from a model of the section of a chip shown in FIG. 1, Cu particles are bonded together mainly via Cu 6 Sn 5 compounds. Even when the Sn in the gap among Cu particles melts, the Cu particles do not move because they are bonded together.
  • the pressure by the resin can be coped with by the reaction force of the bonded Cu particles, with the result that a pressure is not easily applied to the molten Sn.
  • the volume expansion of the bonded portion is as low as 1/2.5 of that of the conventional solder, it is expected that, because of the synergistic effect of both of them, the possibility that Sn flows over the interfaces of chip parts is low.
  • FIG. 1 is a sectional view of a model showing the material and constitution of a paste for bonding.
  • FIG. 2( a ) shows a model of a section regarding an example to which the invention is applied and
  • FIG. 2( b ) and FIG. 2( c ) are model views of a method of paste supply and a bonded condition, respectively.
  • FIG. 3( a ) and FIG. 3( b ) are sectional views of a case where the invention is applied to a surface etching pattern.
  • FIG. 4 is a sectional view before bonding in a case where the invention is applied to plating easily capable of alloying.
  • FIG. 5( a ) to FIG. 5( c ) are sectional views of a model in which a module is mounted on a printed circuit board.
  • FIG. 6 is a sectional view of a model of plastic package.
  • FIG. 7( a ) to 7 ( c ) are sectional views of a model of mounting an RF module.
  • FIG. 8( a ) and FIG. 8( b ) are process flow charts of RF module mounting.
  • FIG. 9( a ) to FIG. 9( d ) are sectional views of a model of process sequence of an RF module.
  • FIG. 10 is a perspective view of the mounting state of an RF module on a mounting substrate.
  • FIG. 11 is a perspective view of a method of resin printing in the assembling of an RF module.
  • FIG. 12( a ) and FIG. 12( b ) are a sectional view and a perspective view, respectively, of the principle of solder flow in a comparative example of RF module.
  • FIG. 13 shows a comparison of the phenomena of RF module between a comparative example and a example relating to the invention.
  • FIGS. 14 ( a ) to 14 ( c ) are a plan view of a high-output resin package and a sectional view of the package.
  • FIG. 15 is a flow chart of the process of a high-output resin package.
  • FIG. 16( a ) to FIG. 16( d ) are sectional views of a model of CSP junctions obtained by the bonding of composite balls.
  • FIG. 17( a ) to FIG. 17( c ) are sectional views of a model of BGA/CSP in which Cu ball bumps are used.
  • FIG. 18( a ) to FIG. 18( c ) are sectional views of a model of BGA/CSP in which Cu-coated bumps of deformed structure are used.
  • FIG. 19 shows the relationship between the Sn/Cu ratio and an appropriate range of bonding.
  • FIG. 1 shows the concept of a bonding structure relating to the invention. This figure also shows a condition before soldering and another condition after soldering.
  • the upper portions of FIG. 1 shows an example of use of a paste in which Cu balls 1 with a particle size of about 30 ⁇ m (or balls of Ag, Au, Cu—Sn alloys, or other materials, or those to which an Au plating, and Ni/Au plating, are applied, or those to which an Sn plating, or other materials are applied) and Sn solder balls 2 (melting point: 232° C.) with a particle size of about 30 ⁇ m are appropriately dispersed in small quantities via a flux 4 .
  • the Sn solder balls 2 melt, molten Sn 3 spreads so that it wets the Cu balls 1 and becomes present between the Cu balls 1 relatively uniformly.
  • the Cu balls need not be spherical; that is, Cu balls having great surface irregularities, bar-like ones, and those containing dendrite crystals may be used. In this case, the cubic ratio of Cu to Sn is different and it is only necessary that a Cu ball be in contact with an adjoining Cu ball. The superiority of the spherical shape lies in printability. After bonding, to ensure strength at high temperatures, it is necessary that the Cu balls be entangled with each other.
  • the Cu balls are too much constrained by each other to move, there is no degree of freedom in soldering and deformability is insufficient, posing a problem. Regarding this respect, it seems ideal that the Cu balls in which dendritic crystals are linked by contact with the result that elastic motion occurs.
  • the particle size of the Cu and Sn balls is not limited to about 30 ⁇ m.
  • Cu 3 Sn is generally deemed to be hard and brittle.
  • Cu 3 Sn is formed within the solder around each of the Cu particles, there is no problem insofar as it has no effect on service life measured in a temperature cycle test, or other tests.
  • Cu 3 Sn was sufficiently formed at a high temperature in a short time, there was no problem in strength. It is thought that this is because there is a difference in the effect of Cu 3 Sn on fracture between such a case where Cu 3 Sn is formed long along the bonding interface as to have so far been experienced and such another case where Cu 3 Sn is formed around each of the particles as in this example. It is also thought that in the present case, a supplementary effect of soft Sn present around the compound is also great.
  • the Cu balls 1 are bonded to each other via the compounds (Cu 6 Sn 5 ), neither junctions (Cu 6 Sn 5 ) nor Cu balls 1 melt, it becomes possible to provide the bonding strength even when the module passes through a reflow furnace at about 240° C. after bonding.
  • the compounds (Cu 6 Sn 5 ) be formed with a thickness of about a few micrometers.
  • the gap between the Cu balls be short so that they almost come into contact with each other. This is made possible by adjusting the amount of Sn.
  • the flux 4 may be any one of a cleaning type and a non-cleaning type.
  • FIG. 1 shows another example in which the above Cu balls 1 are plated with Sn, or other materials, of a few micrometers in thickness.
  • Sn the amount of Sn is insufficient due to thin Sn plating, the insufficient amount of Sn is compensated for by the Sn balls of the same ball diameter.
  • the Sn plating of Cu enables the molten Sn 3 to readily spread along the balls and wet them, making the gaps among the Cu balls 1 more even. Further, this has also a great effect on the elimination of voids.
  • the oxide film of the solder plating is broken during reflow and the Cu balls are sucked by each other under the action of surface tension and approach each other. Further, the fluidity of the solder is improved by adding a trace amount (1-2%) of Bi to Sn to thereby improve the wettability of the solder onto terminals. Addition of a large amount of Bi is undesirable because the solder becomes brittle.
  • this solder has a higher melting point than the eutectic Sn—Pb solders, it is required that a high-temperature Pb-free solder suitable for this purpose be developed.
  • the strength at the high temperatures is ensured between Cu and Cu 6 Sn 5 in already formed junctions and the strength of the junctions is high enough to withstand stresses caused by the deformation of a printed circuit board during reflow, or other processes. Therefore, even when an Sn-(2.0-3.5) Ag-(0.5-1.0)Cu solder is used for the secondary reflow for soldering to a printed circuit board, this solder can realize temperature-hierarchical bonding because it has such a function as to be a high-temperature solder.
  • the flux to be used may be an RMA (rosin mild activated) type for non-cleaning application or an RA (rosin activated) type for cleaning application, and any one of both of the cleaning type and the non-cleaning type can be used.
  • a semiconductor device 13 is bonded to a junction substrate 6 by use of an Au-20Sn or other solder, and after wire bonding 8 , the peripheral portion of a cap 9 , which is fabricated by plating Al, Fe—Ni, with Ni—Au, is bonded 10 to the junction substrate by reflow through the above solder paste of non-cleaning type.
  • the insulating characteristic is regarded as important, it is desirable to perform bonding in a nitrogen atmosphere by use of a solder with a flux not containing chlorine.
  • the encapsulation with a weak-activity rosin of RMA type may be performed.
  • This semiconductor device is not required to have a perfect encapsulatability and, therefore, if the flux has adequate insulating characteristics, there occurs no influence of holding for a long time on the semiconductor device even in the presence of the flux.
  • the purpose of the cap encapsulation is mainly mechanical protection.
  • As a method of the encapsulation it is possible to perform the pressure bonding of a sealing portion by means of a pulse-current resistance heating body 15 , In this case, the application of the paste is performed along the sealing portion by means of a dispenser and a fine continuous pattern 12 are formed (FIG. 2( b )).
  • a model in which the section A-A′ of the pattern is enlarged is shown on the right side.
  • Cu balls 1 and Sn balls 2 are held by a flux 4 .
  • the paste is made flat as shown in FIG. 2( c ).
  • Section B-B′ which is made flat is enlarged on the right side.
  • the solder bonding portion between a junction substrate 6 and a cap 9 provides a gap corresponding to 1 to 1.5 Cu ball (about 50 ⁇ m). Because bonding under pressure by means of the pulse heater was performed at 350° C.
  • the contact portion between the Cu ball 1 and the terminal of the junction substrate 6 and the contact portion between the Cu ball and the cap 9 readily form Cu 6 Sn 5 or Ni 3 Sn 4 compounds in a short time insofar as a thick Cu-base or Ni-base plating layer is formed on the cap surface. In this case, therefore, the aging process is generally unnecessary.
  • a narrow paste application width is intentionally adopted, for example, when the paste is applied under pressure to a section of 250 ⁇ m in width ⁇ 120 ⁇ m in height, the thickness of the section becomes equivalent to the thickness of 1 to 1.5 particle after pressure application and hence it comes to spread to a width of about 750 ⁇ m.
  • Eutectic Sn-0.75Cu solder balls are supplied beforehand to this encapsulated package as external junction terminals 11 , and on the printed circuit board, the solder paste is positioned and provided, as with other parts, by printing, and the surface mounting is performed by reflow.
  • a reflow solder any one of an Sn-3Ag solder (melting point: 221° C., reflow temperature: 250° C.), an Sn-0.75Cu solder (melting point: 228° C., reflow temperature: 250° C.), Sn-3Ag-0.5Cu solders (melting point: 221-217° C., reflow temperature: 240° C.), and, may be used.
  • the growth rate of an Ni—Sn alloy layer at a temperature of not less than 175° C. is higher than that of a Cu—Sn alloy layer insofar as the Ni-containing layer is formed with a film thickness of about 3 ⁇ m (for example, D. Olsen et al.; Reliability Physics, 13th Annual Proc., pp 80-86, 1975) and, therefore, an Ni 3 Sn 4 alloy layer is also sufficiently formed by high-temperature aging.
  • Cu 6 Sn 5 is superior.
  • Ni 3 Sn 4 alloy layer grow to have a thicker thickness.
  • the high-temperature aging cannot be made to be a long period of time, there occurs no problem of embrittlement caused due to excessive growth.
  • the growth rate of occurring by Ni and Sn-40Pb is not more than 1 ⁇ m even at 280° C. in 10 hours (according to some data, the growth rate is 1 ⁇ m at 170° C. in 8 hours).
  • the growth rate of the alloy layer (Ni 3 Sn 4 ) occurring by Sn and the Ni plating it is known that the growth rate thereof differs greatly in dependence on the types of plating such as electroplating and chemical plating, or other materials. Because it is necessary to keep the high bonding strength, a high growth rate of the alloy layer is desired in the embodiment.
  • the growth rate of Cu 6 Sn 5 occurring by Cu and the Sn-40Pb solder is 1 ⁇ m at 170° C. in 6 hours (which corresponds to a growth rate of 1 ⁇ m per one hour at 230° C.
  • solder balls are not limited to Sn solder balls, and solder balls may be used in which any one or more of eutectic Sn—Cu-base solder balls, eutectic Sn—Ag-base solder balls, eutectic Sn—Ag—Cu-base solder balls, and solder balls obtained by adding at least one element selected from In, Zn, and Bi to any one of these solder balls may be used. Also, in these cases, because Sn is the main element of the composition, the desired compound can be formed. Also, two or more kinds of balls may be mixed. Because in these balls the melting point of these balls is lower than Sn, the growth rate of the alloy layer at high temperatures generally tends to become high.
  • the paste relating to the invention can also be used in the die bonding 7 shown in FIG. 2( a ). After bonding by use of the paste relating to the invention, cleaning and wire bonding are performed.
  • the die bonding is performed by use of an Au-20Sn solder, however, it has been limited to small chips in view of reliability. Also, in the case of Pb-base solders, a Pb-10Sn solder has been used.
  • the bonding relating to the invention can be used even in chips having a somewhat larger area. The larger the thickness of a bonding portion, the longer the service life and the higher the reliability become. In the invention, it is possible to make this thickness larger by using high melting point balls each having a larger size.
  • this thickness is performed by making the size of particles (that is, balls) small.
  • particles that is, balls
  • Cu particle sizes of 5-10 ⁇ m may be also used, and particles of further smaller size may be mixed therewith.
  • the compounds occurring between an Si chip (Cr—Cu—Au, Ni plating, or other materials is provided as the metallized layer of the back side thereof) and Cu balls and between Cu balls and the connection terminal on the substrate include Sn—Cu compounds and Sn—Ni compounds. Since the growth rate of the alloy layer is small, no problem of embrittlement occurs.
  • connection terminals are roughened so that projections of Cu, Ni, or other materials may be formed, whereby an alloy layer is formed surely at the contact portions of the projections and other portions are bonded with a solder. This provides the same effect as with the balls.
  • FIG. 3( a ) shows a model of the section of a junction in which the surface of a Cu pad 18 of a substrate 19 is roughened by etching and a paste of an Sn-base solder 2 is applied to the roughened surface.
  • FIG. 3( b ) shows a state of the bonding performed by heating under pressure. The compounds are formed in the contact portions by the reflow performed at a somewhat high temperature, so that the contact portion becomes strong in strength. Therefore, in the succeeding reflow step in which the external connection terminals are bonded to the terminals of the substrate, this portion is not exfoliated.
  • Au—Sn alloys in which the amount of diffused elements is increased by aging and regarding which resultant compounds change in about three stages from a low-temperature to a high-melting point side, various compounds are formed at relatively low temperatures within a range of a small temperature variation.
  • a well-known composition of the Au—Sn alloy is Au-20Sn (melting point: 280° C., eutectic type).
  • the composition range of Sn in which the eutectic temperature of 280° C. is maintained is from about 10 to 37 mass % Sn. There occurs a tendency to become brittle when the Sn content thereof increases.
  • composition range which may be realized in an alloy containing Au of a low content is 55 to 70% Sn, and in this composition a 252° C.-phase comes to be present (Hansen; Constitution of Binary Alloys, McGRAW-HILL, 1958). Since the possibility that the temperature of a portion bonded in the preceding step (primary reflow) reaches 252° C. after the bonding in a succeeding step (secondary reflow) is thought to be low, it is thought that even in this composition range, the purpose of temperature-hierarchical bonding can be achieved. As regards the compositions, AuSn 2 and AuSn 4 are formed, which can be applied to the die bonding or to the encapsulation portion of the cap.
  • FIG. 4 shows a model of a section in which the back side of an Si chip 25 is plated beforehand with Ni(2 ⁇ m)-Au (0.1 ⁇ m), for example, taps on a lead frame 19 being plated with Ni (2 ⁇ m)22-Sn (2-3 ⁇ m)23.
  • the die bonding by use of Au—Sn solders is performed at a high temperature of 350-380° C., it is possible to form a compound in which the Sn content is lower than that of the AuSn 2 , by controlling the film thickness, temperature and a period of time, whereby the melting point thereof can be made to be not less than 252° C. Thus, it is thought that no problem occurs in the succeeding reflow step.
  • metal balls described above there may be used any one of the balls of single-element metal (for example, Cu, Ag, Au, Al and Ni), the balls of alloy (for example, Cu alloy, Cu—Sn alloy and Ni—Sn alloy), the balls of compounds (for example, Cu 6 Sn 5 compound) and the balls that contain mixtures of the above.
  • the balls of single-element metal for example, Cu, Ag, Au, Al and Ni
  • the balls of alloy for example, Cu alloy, Cu—Sn alloy and Ni—Sn alloy
  • the balls of compounds for example, Cu 6 Sn 5 compound
  • metal balls are not limited to one type, and two or more types of metal balls may be mixed.
  • These metal balls may be treated by Au plating, or Ni/Au plating, or single-element Sn plating, or alloy plating containing Sn.
  • resin balls whose surfaces are plated with one kind selected from Ni/Au, Ni/Sn, Ni/Cu/Sn, Cu/Ni and Cu/Ni/Au may be used.
  • Al balls are used as balls of other metals.
  • high-melting metals are hard, and pure Al is available as a metal that is inexpensive and soft. Pure Al (99.99%) usually does not wet Sn although it is soft (Hv 17).
  • Sn can be readily wetted by plating the pure Al with Ni/Sn, Ni/Cu/Sn, or other materials.
  • the pure Al readily diffuses at a high temperature in a vacuum. Therefore, by using Sn-base solders containing Ag under some bonding conditions, it is possible to form compounds with Al, such as Al—Ag. In this case, the metallization of the Al surface is unnecessary and this provides a great cost merit.
  • Au balls are described.
  • Sn readily wets them and, therefore, metallizing is unnecessary insofar as bonding performed in a short time is concerned.
  • Sn diffuses remarkably and there occurs such a fear as brittle Au—Sn compounds are caused.
  • Forming a barrier layer that is made to be as thin as possible makes Au balls readily deformable.
  • Ag balls are described.
  • the case of the Ag balls is also similar to that of the Cu balls. Since the mechanical properties of Ag 3 Sn compounds such as hardness are not poor, so that it is also possible to perform the bonding of the Ag particles together through the compounds by a usual process. It is also possible that Ag balls are mixed in the Cu.
  • a metal material are used as metal balls.
  • As representative alloy-base materials Zn—Al-base and Au—Sn-base materials are available.
  • the melting point of a Zn—Al-base solder are mainly in the range from 330° C. to 370° C., which are suitable for performing the hierarchical bonding with a Sn—Ag—Cu-base solder, a Sn—Ag-base solder and a Sn—Cu-base solder.
  • the Zn—Al-base solder there are available a Zn—Al—Mg-base solder, a Zn—Al—Mg—Ga-base solder, a Zn—Al—Ge-base solder, a Zn—Al—Mg—Ge-base solder, and any one of these solders that contains at least one kind selected from Sn, In, Ag, Cu, Au, and Ni.
  • the Zn—Al-base solder the oxidation thereof occurs intensively and the solder rigidity thereof is high.
  • heat-resistant plastic balls plated with Ni/solder, or Ni/Cu/solder, or Ni/Ag/solder or Au were uniformly dispersed in the Zn—Al-base balls to thereby lower Young's modulus. It is preferred that each of these dispersed particles be smaller in size than that of the Zn—Al-base balls and be uniformly dispersed in the Zn—Al-base balls.
  • the soft plastic balls with elasticity having a size of about 1 ⁇ m deform, so that there is brought about a great effect on the relieving of thermal impact and mechanical impact.
  • the Zn—Al is apt to be readily oxidized.
  • the surface thereof be plated with Sn formed by replacing Cu.
  • the Sn and Cu dissolve during the bonding in the Zn—Al solder insofar as a low amount of Sn and Cu is concerned. Because of the presence of Sn on the surface, it become easy to perform, for example, the bonding onto an Ni/Au plating formed on a Cu stem.
  • the growth rate of an Ni—Sn alloy layer (Ni 3 Sn 4 ) is larger than that of Cu 6 Sn 5 , so that there occurs no phenomenon that the bonding were impossible due to insufficient formation of the compounds.
  • Sn layers come to be located among the Zn—Al-base solders.
  • a part of the Zn—Al balls are bonded directly to each other, however, in the other portions, relatively soft Sn—Zn phase of a low melting point and remaining Sn and other materials come to be present, so that any deformation can be absorbed by the Sn, the Sn—Zn phase and the rubber of the plastic balls.
  • the solidus line temperatures of the Zn—Al-base solder is ensured to be not less than 280° C., so that there is no problem regarding the strength required at high temperatures.
  • the Sn phase acts to absorb the deformation, so that the rigidity of the Zn—Al solder balls can be relieved.
  • the Zn—Al-base solder balls may be used while mixing therein plastic balls having a size of about 1 ⁇ m which are coated by metallizing and soldering, so that the impact resistance thereof is improved and the Young's modulus thereof decreases.
  • the balls of Sn, In, and other materials, and the rubber of the Sn-plated plastic balls are dispersed in the Zn—Al-base (for example, Zn—Al—Mg, Zn—Al—Ge, Zn—Al—Mg—Ge and Zn—Al—Mg—Ga) solder balls, it is possible to similarly improve temperature cycle resistance and impact resistance, whereby the high reliability thereof can be ensured.
  • the balls are hard (about Hv 120-160) and the rigidity is large, so that there occurs such a fear as a Si chip of a large size is broken.
  • the layers of soft, low-meling point Sn and In are made to be present around the balls, and the rubber is dispersed among the balls, whereby the deformability is ensured and the rigidity decreases.
  • FIG. 5( a ) to FIG. 5( c ) show an example in which a relatively small output module used for signal-processing in portable cellular phones, which module has such a large square shape as one side thereof is larger than 15 mm in length, are mounted to a printed circuit board by a flat pack type package structure in which a difference in thermal expansion coefficient between the module and the substrate is relieved by leads.
  • a flat pack type package structure in which a difference in thermal expansion coefficient between the module and the substrate is relieved by leads.
  • the rear face of each of circuit elements is die-bonded to a junction substrate excellent in thermal conductivity and they are connected to the terminal of the junction substrate by wire bonding.
  • MCM multi chip module
  • chip parts such as of resistors and capacitors arranged around each of the chips.
  • a conventional HIC (hybrid IC) or power MOSIC are the representative examples thereof.
  • As an available module substrate there are Si thin-film substrate, an AlN substrate having a low thermal expansion coefficient and a high thermal conductivity, a glass ceramic substrate of a low thermal expansion coefficient, an Al 2 O 3 substrate whose coefficient of thermal expansion is close to that of GaAs, and a metal-core organic substrate of Cu or other material which has high heat resistance and improved thermal conduction.
  • FIG. 5( a ) shows an example in which Si chips 8 are mounted on an Si substrate 35 . Since resistors, capacitors, and other components can be formed in thin films on the Si substrate 35 , higher-density mounting is possible.
  • a flip chip mounting structure of the Si chips 8 is shown. It is also possible to adopt such a system as Si chips are bonded by die bonding while the terminals are connected by wire bonding.
  • FIG. 5( b ) shows another example in which the mounting on the printed circuit board 49 is of a QFP-LSI type module structure and soft Cu-base leads 29 are adopted. It is general to perform the metallizing on the Cu leads 29 by Ni/Pd, Ni/Pd/Au, Ni/Sn, or other materials.
  • the bonding of the leads 29 and an Si substrate 35 is performed by heating under pressure by use of the paste relating to the invention.
  • the leads it is possible to adopt a method in which the leads are supplied as a row of a straight line by means of a dispenser or in which the supply of the material thereof is performed by printing regarding each of the terminals and the leads are formed by performing the separating thereof regarding individual terminals through the heating under pressure.
  • the Au or Cu bumps 18 of each of the Si chips are bonded by supplying the paste relating to the invention to the junction substrate 35 .
  • the Au—Sn bonding is obtained by a thermocompression bonding technique, so that resultant junctions come to adequately withstand a reflow temperature of 250° C. Further, it is also possible to use a heat-resistant, electrically conductive paste.
  • each of the chips there is provided on each of the chips a silicone gel 26 , or an epoxy resin containing a filler and/or a rubber such as a silicone which epoxy resin has a low thermal expansion coefficient and flexibility of a certain level while maintaining a flowability and a mechanical strength after setting, or a silicone resin, thereby making it possible to protect and reinforce the chips including the terminal portions of the leads.
  • a silicone gel 26 or an epoxy resin containing a filler and/or a rubber such as a silicone which epoxy resin has a low thermal expansion coefficient and flexibility of a certain level while maintaining a flowability and a mechanical strength after setting, or a silicone resin, thereby making it possible to protect and reinforce the chips including the terminal portions of the leads.
  • FIG. 5( b ) shows another system comprising the steps of mounting the chips 8 of Si or GaAs, with its face up, on an Al 2 O 3 substrate 19 excellent in thermal conductivity and in mechanical properties, performing the bonding thereof under pressure by means of a pulse resistance heating body, performing the reflow bonding of chip parts, performing the cleaning thereof, and performing the wire bonding.
  • resin encapsulation is a general practice similarly to the case of FIG. 5( a ).
  • the resin used therein is, similarly to the case of FIG.
  • a large substrate of an undivided state is used insofar as the mounting of the chips and the chip parts are concerned, and the large substrate is divided thereafter, and each of the divided portions is covered with a resin after the lead bonding.
  • the coefficients of thermal expansion of GaAs and Al 2 O 3 are close to each other, the paste solder of the invention containing about 50% Cu, and besides the bonding is preformed through the structure of the bonded Cu particles, so that there is obtained a structure having excellent thermal conductivity.
  • thermal vias are provided under the metallized layer formed immediately under the chip, thereby making it possible to also dissipate heat from the back side of the substrate.
  • the supply of the paste relating to the invention to these terminals is performed by printing or by means of the dispenser.
  • the paste relating to the invention can be also used in solder junctions 33 that provides bonding between the lead 29 and the Al 2 O 3 substrate 19 .
  • FIG. 5( c ) shows a part of a module structure in which electronic parts are mounted on a metal-core substrate having a metal 39 therein and are encapsulated with an Al fin 31 .
  • a chip 13 may have a face-down structure and may be directly bonded to the metal 39 of the metal core by installing dummy terminals 45 for heat dissipation.
  • the bonding is performed by LGA (lead grid array) system, the pads of a chip-side being made of Ni/Au or Ag—Pt/Ni/Au, the pads of a substrate-side being made of Cu/Ni/Au, and these are bonded to each other by use of the paste relating to the invention.
  • the module mounting with the temperature hierarchy can be performed in which the semiconductor devices 13 are directly mounted by use of a paste 36 relating to the invention.
  • a paste 36 relating to the invention.
  • the heat is conducted to the metal 39 through the thermal vias. Since in each of the thermal vias Cu particles contact with each other are present, the heat is instantaneously conducted to the metal, that is, this structure is excellent in thermal conductivity.
  • the bonding is performed by use of the paste 31 relating to the invention.
  • the paste portions 36 can be printed in one operation.
  • the RF module was described above, however, the invention can also be applied to any one of an SAW (surface acoustic wave) device structure used as a band pass filter for various types of mobile communication equipments, a PA (high-frequency power amplifier) module, a module for moitoring a lithium cell, and other modules and circuit elements.
  • SAW surface acoustic wave
  • PA high-frequency power amplifier
  • the product field in which the solder of the invention can be applied is not limited to portable cellular phones including mobile products, nor to notebook personal computers, and can be applied to module-mounting parts capable of being used in new household appliances, in the digitization age. Needless to say, the solder relating to the invention can be used for the temperature-hierarchical bonding by use of a Pb-free solder.
  • FIG. 6 shows an example of the application of the invention to a usual plastic package.
  • the rear face of an Si chip 25 is bonded to a tab 53 of 42 Alloy by use of an electrically-conductive paste 54 .
  • the circuit element is connected to each of leads 29 by wire bonding while using a gold wire 8 , and is molded with a resin 5 .
  • the leads are plated with Sn-based solder corresponded to the Pb-free bonding design.
  • a eutectic Sn-37Pb solder with a melting point of 183° C. was able to be used for the mounting on a printed circuit board and, therefore, it was possible to perform the reflow bonding at 220° C. maximum.
  • the reflow temperature becomes about 240° C., that is, the maximum temperature becomes higher by about 20° C. than that of the conventional technique.
  • the bonding strength at the high temperature decreases, and there occurs such a fear as the reliability thereof is affect.
  • FIG. 7( a ) to FIG. 7( c ) show more specific examples in which the invention is applied to the mounting of RF modules for high frequencies.
  • FIG. 7( a ) is a sectional view of the module and
  • FIG. 7( b ) is a plan view of the module in which an Al fin 31 on the top face is removed.
  • MOSFET elements each comprising a chip 13 with a size of 1 ⁇ 1.5 mm which generates radio waves are mounted with face-up bonding in order to adapt to multi-band design, and besides there is formed, by parts 17 such as resistors and capacitors, around the MOSFET parts a high-frequency circuit for efficiently generating the radio waves.
  • Chip parts are also miniaturized and 1005 , 0603 , are used.
  • the module is about 7 mm long and about 14 mm wide and is miniaturized with high-density mounting.
  • solder paste relating to the invention.
  • the terminals of the Si (or GaAs) chip 13 are bonded to the pads of the substrate 43 by wire bonding 8 , and in addition are electrically connected, via through holes 44 and interconnector 45 , to terminals 46 that provide the external connection on the rear face of the substrate.
  • the chip part 17 is solder-bonded to the pads of the substrate and is further electrically connected, via the through holes 44 and the interconnector 45 , to the terminals 46 that provide the external connection on the rear face of the substrate.
  • the chip 13 is often coated with a silicone gel (omitted in this figure).
  • thermal vias 44 for heat dissipation Under the chip 13 are provided thermal vias 44 for heat dissipation, which are guided to a terminal 42 for heat dissipation on the rear face.
  • the thermal vias are filled with a thick-film paste of a Cu-base material excellent in thermal conductivity.
  • the Al fin 31 covering the whole module and the substrate 43 are fixed together by caulking, or other means.
  • This module is mounted by solder-bonding the terminals 46 , that provide an external connection, to a printed circuit board, and in this case the temperature-hierarchical bonding is required.
  • FIG. 7( c ) shows an example in which, besides this FR module, a semiconductor device of BGA type and a chip part 17 are mounted on a printed circuit board 49 .
  • a semiconductor chip 25 is bonded, in a face-up state, to a junction substrate 14 by use of the solder paste relating to the invention, the terminals of the semiconductor chip 25 and the terminals of the junction substrate 14 being bonded together by wire bonding, and the areas around the bonding portions are resin-encapsulated.
  • the semiconductor chip 25 is die-bonded to the junction substrate 14 through the resistance heating body by melting the solder paste at 290° C. for 5 seconds. Further, on the rear face of the junction substrate 14 is formed solder ball terminals 30 .
  • solder ball terminals 30 For example, a Sn3Ag-0.5Cu solder is used in the solder ball terminals 30 .
  • a semiconductor device in this example, TSOP-LSI, which is an example of so-called double-sided mounting.
  • a Sn-3Ag-0.5Cu solder paste is first printed in pad portions 18 on the substrate 49 . Then, to perform solder bonding from the side of the mounting face of a semiconductor device such as TSOP-LSI50, TSOP-LSI50 is located and the reflow bonding thereof is performed at 240° C. maximum. Next, chip parts, a module and a semiconductor are located and the reflow bonding thereof is performed at 240° C. maximum, whereby double-sided mounting is realized. It is usual to first perform the reflow bonding regarding light parts having heat resistance and then to perform the bond of heavy parts that have no heat resistance, as in this case of the above example. In performing the reflow bonding at a later stage, it is necessary that the solder of the first bonded parts be not allowed to fall, and it is ideal to prevent the solder from being re-melted.
  • FIG. 8( a ) shows the RF module assembling steps of the resin encapsulation method
  • FIG. 8( b ) shows the secondary mounting and assembling steps for mounting a module on a printed circuit board.
  • FIG. 9( a ) to FIG. 9( d ) are sectional model drawings in which the sequence of assembling in the RF module assembling steps of FIG. 8( a ) is shown.
  • the size of an Al 2 O 3 multilayer ceramic substrate 43 of a square shape is as large as 100 to 150 mm in one side, and the Al 2 O 3 multilayer ceramic substrate 43 is provided with slits 62 for break so that it can be divided to each of module substrates.
  • Cavities 61 are formed in the position where each of Si chips 13 on the Al 2 O 3 multilayer ceramic substrate 43 is to be die-bonded, and each of the surfaces of the cavities 61 is plated with a thick-Cu-film/Ni/Au or Ag—Pi/Ni/Au.
  • a plurality of thermal vias (filled with Cu thick-film conductors) 44 which are connected to pads 45 formed on the back side of the substrate to thereby dissipate heat through a multilayer printed circuit board 49 (FIG. 9( d )). This enables the heat occurring from a high-output chip of several watts to be smoothly dissipated.
  • An Ag—Pt thick-film conductor was used to form the pads of the Al 2 O 3 multilayer substrate 43 .
  • a Cu thick-film conductor may be used in dependence on the type and fabrication method of a junction substrate (made of Al 2 O 3 in this example), or it is possible to use a W—Ni conductor or Ag—Pd conductor.
  • the pad portions in each of which a chip part is mounted are made of the plating of thick-Ag—Pt-film/Ni/Au.
  • the thin film of the Ti/Ni/Au is used in this example, however, the pads are not limited to this structure, and such a thin film of Cr/Ni/Au, as to be usually used can be also used.
  • wire bonding 8 is performed after the cleaning of the Al 2 O 3 multilayer substrate (FIG. 9( b )). Further, a resin is supplied thereto by printing and a section shown in FIG. 9( c ) is obtained.
  • the resin which is a silicone resin or low-elasticity epoxy resin, is printed by means of a squeegee 64 , as shown in FIG. 10, so as to cover the Al 2 O 3 multilayer substrate 43 with the resin by one operation, whereby a single-operation encapusulated portion 73 is formed on the Al 2 O 3 multilayer substrate 43 .
  • FIG. 11 is a perspective view of a module which was completed by the steps of dividing the Al 2 O 3 multilayer substrate, mounting it on a printed circuit board and performing the reflow thereof.
  • the module is made to have a LGA structure, so that it becomes possible to perform a high-density mounting on a printed circuit board.
  • the paste relating to the invention is supplied to the chip part by printing, and this paste is supplied by means of a dispenser with respect to the chips to be mounted on the cavities.
  • passive devices 17 such as chip resistors and chip capacitors, are mounted.
  • the 1 ⁇ 1.5-mm chip 13 is mounted and, at the same time, the die bonding thereof is performed by lightly and uniformly pressing the Si chip by means of a heating body at 290° C. to thereby perform the planarization thereof.
  • the die bonding of the Si chip and the reflow of the chip parts are performed in a series of steps mainly by the heating body located under the Al 2 O 3 multilayer substrate.
  • Sn-plated Cu balls were used. At 290° C., the Cu balls soften a little and Sn improves fluidity at the high temperatures, thereby activating the reaction between Cu and Ni.
  • the compound is formed in contact portions where Cu particles are in contact with each other and where Cu particles and metallized portions are in contact with each other. Once the compounds are formed, they do not re-melt even at the reflow temperature of 250° C. because of their high melting points.
  • the die bonding temperature is higher than the secondary reflow temperature, Sn wets and spreads out sufficiently to thereby becomes the compound.
  • the compound layers come to provide a sufficient strength at the high temperatures, so that the Si does not move even in the resin-encapsulated structure.
  • the Si chip remains stationary during the secondary reflow, so that the module characteristics are not affected by the re-melting of Sn.
  • FIG. 12( a ) and FIG. 12( b ) there is shown a model of a phenomenon of a short circuit caused in a chip part 17 by the flowing-out 71 of a conventional Pb base solder (having a solidus line temperature of 245° C.) in a case where the secondary reflow (220° C.) for peforming the bonding to a printed circuit board is performed (which is similar to the mounting state of FIG. 11 and the composition of the solder 30 is a Sn—Pb eutectic).
  • a conventional Pb base solder having a solidus line temperature of 245° C.
  • the melting point at which this solder remelts decreases to about 180° C. because of the formation of a eutectic phase of the Sn—Pb, the circuit short caused under the pressure of this resin by using of the modulus of elasticity of the resin at 180° C. at which the solder flows out is 1000 MPa.
  • the melting point of the Pb-base solder is originally the solidus line temperature of 245° C., it decreases to about 180° C.
  • the Pb-base solder is in a remolten state during the secondary reflow (220° C.).
  • a volume expansion of 3.6% occurs abruptly in the solder.
  • the short circuits to the pads on the opposite side occurred at a high probability (70%). It is also found that the incidence of this short-circuit phenomenon can be lowered by the lowering of the modulus of elasticity of a resin defined at a high temperature (180° C.). Since there is a limit as regards the softening of epoxy resins, the research was made while raising the modulus of elasticity by adding a filler to a soft silicone resin. As the result, it is found that the outflow of the solder will not occur when the elastic modulus at 180° C. is not more than 10 MPa. When the modulus of elasticity was increased to 200 MPa at 180° C., short circuits occurred at the probability of 2%. In view of the foregoing, it is necessary that, in a solder structure which remelts, the modulus of elasticity of the resin be not more than 200 MPa at 180° C.
  • the influence caused by the outflow regarding the paste structure of the present invention is shown in FIG. 13 while comparing it with a conventional solder.
  • the volume occupied by the Sn in the molten portion is about a half and, partly because the expansion value of Sn itself is small, the volume expansion ratio of the solder becomes 1.4%, which is 1/2.6 as low as that of the Pb-base solder. Further, as illustrated by the model shown in FIG.
  • the Cu particles are bonded together in a point-contact state, the pressure of the resin is balanced by the reaction of the Cu particles even at the time of the melting of Sn, so that no crushing of the soldered portion occurs, that is, a phenomenon quite different from the case of the molten solder is expected. In other words, it is expected that the probability of the occurrence of the short circuits between electrodes due to the outflow of Sn is low. Thus, the outflow of solder can be prevented even with an epoxy resin which is so designed that it becomes somewhat soft even when a filler is added. From the result of FIG.
  • the allowable modulus of elasticity of the resin becomes 500 MPa.
  • the effect of the reaction of Cu particles can be expected, so that it is expected that no outflow occurs even with a resin having a high modulus of elasticity.
  • the dividing of a substrate can be mechanically performed, and it becomes unnecessary to make cuts in the resin by means of a laser, or other system, so that the productivity and efficiency are also improved.
  • the above module mounting can also be applied to other ceramic substrates, organic metal-core substrates and built-up substrates. Furthermore, the chip element can be bonded both in a face-up manner and in a face-down manner. As regards the module, the invention can also be applied to surface-acoustic-wave (SAW) modules, power MOSIC modules, memory modules, multichip modules, etc.
  • SAW surface-acoustic-wave
  • FIG. 14( a ) is a plan view of the high-output resin package in which a lead frame 51 and a thermal-diffusion plate 52 are bonded together and caulked.
  • FIG. 14( b ) is a sectional view of the package.
  • FIG. 14( c ) is a partially enlarged view of a circle portion in FIG. 14( b ).
  • a semiconductor chip 25 is bonded to a thermal-diffusion plate (heat sink) 52 by use of the solder paste relating to the invention.
  • the lead 51 and the terminals of the semiconductor chip 25 are bonded together by wire bonding and are resin encapsulated.
  • the lead is made of a Cu-base material.
  • FIG. 15 is a flow chart of the steps of the high-output resin package.
  • a semiconductor chip 25 onto the lead frame 51 and the thermal-diffusion plate 52 both joined by caulking is die-bonded a semiconductor chip 25 by supplying a solder paste 3 .
  • the semiconductor chip 25 bonded by the die bonding is further wire bonded, as shown in the figure, by means of the lead 51 , a gold wire 8 .
  • the resin encapsulation is performed and the Sn-base solder plating is performed after the dam cutting.
  • lead-cutting and lead-forming are performed, the cutting of the thermal-diffusion plate being performed, whereby the package is completed.
  • the back-side pads of the chip can be metallized by a material usually used, such as Cr—Ni—Au, Cr—Cu—Au and Ti—Pt—Au. Even in a case where the Au content is large, good results are obtained insofar as a Au-rich compound having a high Au—Sn melting point is formed.
  • the die bonding it is performed by means of a resistance heating body with an initial pressure of 1 kgf, at 300° C. for 5 seconds after the supply of the solder by printing.
  • FIG. 16( a ) to FIG. 16( d ) show, regarding examples of BGA and CSP, a package of a chip 25 and a junction substrate 14 which package is obtained by the temperature-hierarchical bonding of the Pb-free solder by use of Cu balls 80 capable of keeping a strength even at 270° C.
  • the temperature-hierarchical bonding was performed by use of high melting Pb-(5-10)Sn solders for bonding a chip and a ceramic junction substrate together.
  • Pb-free solders are to be used, there is no means that replace the conventional one.
  • FIG. 16( a ) shows a sectional model of BGA/CSP, in which an organic substrate such as a built-up substrate was used as the junction substrate although a built-up substrate, metal-core substrate, ceramic substrate etc., can be considered.
  • an organic substrate such as a built-up substrate was used as the junction substrate although a built-up substrate, metal-core substrate, ceramic substrate etc.
  • the shape of a bump there are a ball bump (FIG. 16( b )), a wire bond bump (FIG. 16( c )) and a Cu-plated bump of a readily deformable structure (FIG. 16( d )).
  • the external connection terminals are Cu pads or Sn—Ag—Cu-base solder portions 30 fed through balls or paste on Ni/Au-plating portions 83 .
  • the ball pads formed on the above chip is positioned on the pads of a junction substrate (an Al 2 O 3 , AlN, an organic, a built-up substrate or a metal-core substrate), to which pads a paste comprising metal balls, a solder (Sn, Sn—Ag, Sn—Ag—Cu, Sn—Cu, or those containing at least one of In, Bi and Zn) and balls is supplied beforehand, and is thermally pressure-bonded, whereby similarly a compound 84 of the pads 83 of the junction-substrate and Sn is formed to thereby make it possible to provide a structure capable of withstanding 280° C. Even when the bump height varies, the variation is compensated for by the composite paste.
  • FIG. 16( b ) The processes of FIG. 16( b ) to FIG. 16( d ) are described below.
  • FIG. 17( a ) to FIG. 17( c ) show a bonding process for bonding the Si chip 25 and the junction substrate 14 together, by the system of the Cu ball 80 shown in FIG. 16( b ).
  • the electrode terminals 82 on the chip 20 are made of Ti/Pt/Au in this case, the material is not limited to the Ti/Pt/Au.
  • an Sn plating, an Sn—Ag—Cu-base solder or a composite paste 85 containing metal balls and solder balls is fed to the thin-film pads 82 formed on each chip.
  • Au is provided mainly for the prevention of surface oxidation and is as thin as not more than 0.1 ⁇ m.
  • Au dissolves in the solder in a solid solution state after melting.
  • Pt—Sn compound layers there are present various compounds such as Pt 3 Sn and PtSn 2 .
  • Pt 3 Sn and PtSn 2 there are present various compounds such as Pt 3 Sn and PtSn 2 .
  • the diameter of the ball 80 is large, it is desirable to adopt a printing method capable of supplying a thick solder 85 for fixing the balls.
  • balls which are solder plated beforehand may be used.
  • FIG. 17( a ) shows a state in which a 150- ⁇ m metal ball (Cu ball) 80 is positioned and fixed by a metal-mask guide after the application of a flux 4 onto the terminal plated with Sn 23 .
  • a 150- ⁇ m metal ball (Cu ball) 80 is positioned and fixed by a metal-mask guide after the application of a flux 4 onto the terminal plated with Sn 23 .
  • melting under pressure is performed at 290° C. for 5 seconds by means of a flat pulse-current resistance heating body, or other means. Due to size variations of Cu balls in the chip, some balls do not come into contact with the pad portions, however, in a case where these balls are close to the pad portions, the possibility of the forming of an alloy layer becomes high, although this depends on the plastic deformation of Cu at high temperatures.
  • FIG. 17( b ) The section of the electrode portion after melting is shown in FIG. 17( b ).
  • the Cu ball comes into contact with the terminal, and a contact portion 84 is bonded by compounds of Pt—Sn and Cu—Sn. Even in a case where the contact portions are not bonded completely by the compounds, the alloy layer grows because of heating or pressurization, in succeeding steps with the resut that the joining thereof is achieved. Although Sn fillets are formed in the surrounding area, Sn often does not always wet to spread on the whole Cu.
  • FIG. 17( c ) shows a section after the melting under pressure. From the electrode terminal 82 on the chip side to the electrode terminal 83 on the junction substrate side, all of the high-melting metals and the intermetallic compounds 41 are connected to each other in succession, so that no exfoliation occurs even in the succeeding reflow step. Due to height variations of the ball bumps, some bumps do not come into contact with the pads on the junction substrate. However, because these ball bumps are connected by the intermetallic compounds 84 , there occurs no problem even during the reflow.
  • FIG. 16( c ) shows an example in which a wire bonding terminal (Cr/Ni/Au) 48 on the Si chip side and a wire bumping terminal 86 of Cu, Ag or Au, or other materials, are bonded together by thermal pressure bonding (in some cases, an ultrasonic wave may be applied thereto).
  • the feature of the wire bumping terminal are its shape deformed by capillaries and its torn neck portion. Although height variations in the torn neck portion are large, in some of them the irregular heights are made to be flat during the 1pressurization and, since it is bonded by the mixture paste, there occurs no problem.
  • As the material for the wire bumping terminal there are materials of Au, Ag, Cu and Al which wet well with Sn and are soft.
  • FIGS. 18 ( a ) and 18 ( b ) The process for producing the structure of FIG. 16( d ) is shown in FIGS. 18 ( a ) and 18 ( b ).
  • the process is a system in which, in the wafer process, the relocation is performed by a Cu terminal 87 and a polyimide insulating film 90 on a semiconductor device of Si chip 25 and in which bumps are then formed by Cu plating 88 .
  • a photoresist 89 and Cu-plating technology there is provided a Cu-plated bump structure 91 which is not a simple bump but has a thin neck portion readily deformable under stresses in a plane direction.
  • FIG. 18( a ) is a sectional drawing of a model formed in the wafer process, in which, in order to ensure that no stress concentration occurs on the relocated terminal, a readily deformable structure is formed by use of the photoresist 89 and plating and thereafter the photoresist is removed so that a Cu bump may be formed.
  • FIG. 18( b ) shows the section of a bonding portion formed between the Cu bump 91 and the Cu terminal through the intermetallic compound 84 of Cu 6 Sn 5 by the steps of coating the junction substrate 14 with a composite paste of Cu and Sn, positioning the Cu bump 91 of the chip, and pressurizing and heating it (at 290° C. for 5 seconds) in a nitrogen atmosphere without using a flux.
  • the Sn/Cu ratio range is preferably in the range of 0.6 to 1.4 and more preferably 0.8 to 1.0.
  • the particle size is 50 ⁇ m or less at most, it is impossible to adapt to the fine design (regarding the pitch, the diameter of each of the teminals, and the space therebetween), and the level of 20 to 30 ⁇ m is readily used.
  • the fine particles of 5 to 10 ⁇ m is also used as particle size that provide a margin with respect to the above fine design.
  • solder (Sn) does not relate to particle size because it eventually melts, however, it is necessary that in a paste state, Cu and Sn be uniformly dispersed, so that it is basic to make the particle size of the two be in the same level. Further, it is necessary to plate the surfaces of the Cu particles with Sn to a coating thickness of about 1 ⁇ m so that the solder becomes wettable. This enables the burden on a flux to be reduced.
  • the alloy is noted as a new material that lowers the melting points, not for reasons of the mechanical properties, however, because the alloy is in general a hard material, it can be improved by dispersing the soft metal balls, such as metallized Al or the plastic balls.
  • the invention it is possible to provide the solder capable of maintaining strength at high temperatures in the temperature-hierarchical bonding. Further, according to the invention, it is possible to provide a method of temperature-hierarchical bonding in which the solder capable of maintaining strength at high temperatures is used. Moreover, according to the invention, it is possible to provide the electronic device which is bonded by use of the solder capable of maintaining strength at high temperatures.

Abstract

Each of junctions formed between a semiconductor device and a substrate comprises metal balls of Cu, or other materials and compounds of Sn and the metal balls, and the metal balls are bonded together by the compounds.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • The present application is a continuation application of U.S. application Ser. No. 09/880,773, filed Jun. 12, 2001, which claims priority from Japanese Patent Applications No. 2000-396905, filed Dec. 25, 2000, and No. 2000-180719, filed Jun. 12, 2000.[0001]
    • STATEMENT AS TO RIGHTS TO INVENTIONS MADE UNDER FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT
  • Not applicable [0002]
    • REFERENCE TO A “SEQUENCE LISTING,” A TABLE, OR A COMPUTER PROGRAM LISTING APPENDIX SUBMITTED ON A COMPACT DISK
  • Not applicable [0003]
    • BACKGROUND OF THE INVENTION
  • The present invention relates to a technique for performing solder bonding through the use of a temperature hierarchy effective in the module mounting of electronic devices, and related technology. [0004]
  • In Sn—Pb-base solders, soldering has so far been performed by temperature-hierarchical bonding in which parts are soldered first at temperatures between 330° C. and 350° C. by use of high-temperature solders, such as Pb-rich Pb-5 mass % Sn (hereinafter the indication of “mass %” is omitted and only a numeral is recited) solders (melting point: 314-310° C.) and Pb-10Sn solders (melting point: 302-275° C.), and bonding is then performed with the aid of Sn-37Pb eutectics (183° C.) of a low-temperature solder without melting soldered portions. This temperature-hierarchical bonding is adopted in semiconductor devices in which chips are die bonded, and in semiconductor devices of flip chip bonding, and in other types of fabrication processes. In other words, in semiconductor fabrication processes, it has become important to provide temperature-hierarchical bonding between a solder used within a semiconductor device and another solder for bonding the semiconductor device itself to a substrate. [0005]
  • On the other hand, in some products there have been cases in which bonding at a temperature of not more than 290° C. is requited in consideration of the heat resistance limit of parts. As solders in a composition range for high-temperature soldering suited to this requirement in conventional Sn—Pb-base solders, a Pb-15Sn solder (liquidus temperature: 285° C.) and solders with similar compositions can be conceived. However, when the Sn content becomes higher than this level, low-temperature eutectics (183° C.) precipitate. Furthermore, when the Sn content becomes lower than this level, the liquidus temperature rises, with the result that bonding at a temperature of not more than 290° C. becomes difficult. For this reason, even in a case where a secondary reflow solder for bonding to a printed circuit board is a eutectic Sn—Pb-base solder, it has become impossible to avoid the problem of remelting of bonds of high-temperature solder. When Pb-free solders are used for secondary reflow, bonding is performed at temperatures of 240-250° C., which are about 20-30° C. higher than with eutectic Sn—Pb-base solders, and therefore the bonding at a temperature of not more than 290° C. becomes more difficult. [0006]
  • More specifically, at present there is no high-temperature Pb-free soldering materials that permit temperature-hierarchical bonding at a soldering temperature ranging from 330 to 350° C. or at a temperature level of 290° C. [0007]
  • This situation is described in detail below. At present, Pb-free solders are being used in increasingly many applications in terms of environmental issues. In Pb-free solders for soldering to printed circuit boards, eutectic Sn—Ag-base solders, eutectic Sn—Ag—Cu-base solders and eutectic Sn—Cu-base solders are going mainstream. As a result, the soldering temperature in surface mounting is usually in the range of 240 to 250° C. There is no Pb-free solder for a temperature hierarchy on the higher-temperature side that can be used in combination with these eutectic Pb-free solders. As solders that provide the most suitable combinations, there are available Sn-5Sb solders (240-232° C.). However, when temperature and other variations on a substrate in a reflow furnace, are considered, there is no highly reliable solder on the lower-temperature side that can perform bonding without melting the Sn-5Sb solders. On the other hand, although an Au-20Sn solder (melting point: 280° C.) is known as a high-temperature solder, its use is limited because it is a hard material and its cost is high. Especially, in bonding an Si chip to a material having a substantially different coefficient of expansion or in bonding a large-size Si chip, this solder is not used because it is hard and might break Si chips. [0008]
    • BRIEF SUMMARY OF THE INVENTION
  • Against the above background, it is required that the necessity of use of Pb-free solders be met and that in mounting a module, after bonding by use of a higher-temperature side solder at a temperature of not more than 290° C., which does not exceed the heat resistance of parts (primary reflow), the terminal of the module be surface mounted (secondary reflow) to the external connection terminal of a printed circuit board, by use of Sn-3Ag-0.5Cu solders (melting point: 217-221° C.). For example, a module for a portable product in which chip parts and semiconductor chips are mounted (example: a high-frequency module) has been developed. In this module, the chip parts and semiconductor chips are bonded to the module substrate by use of high-temperature solders and cap encapsulation or resin encapsulation is required. These chip parts require bonding at a temperature of not more than 290° C. maximum in terms of heat resistance. When the secondary reflow of this module is performed by use of an Sn-3Ag-0.5Cu solder, the soldering temperature reaches about 240° C. Therefore, because even an Sn-5Sb solder, which has the highest melting point of all Sn-base solders, has a melting point of 232° C. and because the melting point decreases further when the plating of a chip electrode contains Pb, it is impossible to avoid the remelting of the soldered portions of the chip parts in the module. Accordingly, a system or process that does not pose a problem even when a solder remelts is required. [0009]
  • It has been conventional practice to perform die bonding of chips to the module substrate at 290° C. maximum by use of Pb-base solders and to perform the reflow of the chip parts. A soft silicon gel has been applied to wire-bonded chips, the top surface of the module substrate has been protected with a cap made of Al, or other materials, and secondary reflow has been performed by use of eutectic Sn—Pb solders. For this reason, in secondary reflow, stresses are not applied even when part of the solder of module junctions melts and, therefore, the chips do not move and there is no problem in high-frequency characteristics. However, it becomes necessary to perform secondary reflow by use of Pb-base solders and, at the same time, it has become necessary to develop a resin encapsulation type module to reduce cost. Therefore, it is necessary to solve the following problems. [0010]
  • 1) Reflow soldering in air at a temperature of not more than 290° C. must be possible (guaranteed heat resisting temperature of chip parts: 290° C.). [0011]
  • 2) Melting must not occur in secondary reflow (260° C. maximum) or even if melting occurs, chips must not move (because high-frequency characteristics are affected if chips move). [0012]
  • 3) Even when the solder within the module remelts during secondary reflow, a short circuit due to the volume expansion of the solder of the chip parts must not occur. [0013]
  • Specifically, problems in the results of an evaluation of an RF (radio frequency) module are stated below. In an RF module, chip parts and a module substrate were bonded together by use of a conventional Pb-base solder (although this solder has a solidus line of 245° C., an Sn—Pb-base solder plating is applied to the connection terminals of the chip parts; for this reason, low-temperature Sn—Pb-base eutectics are formed and, therefore, remelting occurs) and the occurrence rate of short circuits due to the outflow of the solder after secondary mounting reflow was investigated in the module which was encapusulated so that it was covered by one operation with various types of insulating resins having varied moduli of elasticity. [0014]
  • FIG. 12([0015] a) is an explanatory drawing of outflow, which show the principle of solder flow during the secondary mounting reflow of chip parts in a module. FIG. 12(b) is a perspective view of an example of solder flow of chip parts.
  • The mechanism of a short circuit due to a solder outflow is such that the melting and expanding pressure of a solder within a module causes the interfaces between chip parts and a resin or the interface between the resin and a module substrate to be exfoliated and the solder flows into the exfoliated interface(s), with the result that the terminals at both ends of a surface mounted part are connected to each other, causing a short circuit. [0016]
  • As a result of the above investigation, it became apparent that the incidence of short circuits due to a solder outflow is in proportion to the modulus of elasticity of resins. It became also apparent that conventional high-elasticity epoxy resins are inappropriate and that in the case of soft silicone resins, short circuits do not occur when the modulus of elasticity at 180° C. (melting point of Sn—Pb eutectics) is low. [0017]
  • However, because low-elasticity resins in practical use are silicone resins, during the process of substrate dividing, part of the resins cannot be completely divided and, in some cases, remain for reasons of resin properties. Therefore, a process of making cuts by a laser, or other apparatus, becomes necessary. On the other hand, in the case of general epoxy resins, mechanical dividing is possible although short circuits occur because of hardness and these resins are inappropriate. However, in terms of resin properties, it is at present difficult to make the resins soft to such an extent that short circuits doe not occur at 180° C. If it is possible to perform resin encapsulation that serves as mechanical protection and can, at the same time, prevent a solder outflow, covering with a case or cap is unnecessary and, therefore, cost can be reduced. [0018]
  • The present invention provides a completely new solder paste, a method of solder bonding, and a soldered joint structure. It also provides temperature-hierarchical bonding by use of a solder capable of maintaining bonding strength at high temperatures. In addition the invention provides an electronic device in which temperature-hierarchical bonding is performed by use of a solder capable of maintaining bonding strength at high temperatures. [0019]
  • Representative features of the invention disclosed in this application to achieve the above objects are summarized below. In the invention, as a solder for bonding electronic parts and a substrate together, a solder paste containing Cu balls and Sn solder balls is used. [0020]
  • According to the invention, there is provided an electronic device provided with electronic parts and a substrate, in which the pads of the electronic parts and the pads of the substrate are bonded by junctions each containing Cu balls and a compound of Cu and Sn, and the Cu balls are bonded together by the compound of Cu and Sn. [0021]
  • Further, according to the invention, in an electronic device in which a primary substrate having electronic parts mounted thereon is mounted on a secondary substrate such as a printed circuit board and mother board, the bonding of the electronic parts to the primary substrate is performed by the reflow of the solder paste containing the Cu balls and Sn solder balls and the bonding of the primary substrate to the secondary substrate is performed by the reflow of an Sn-(2.0-3.5)Ag-(0.5-1.0)Cu solder. [0022]
  • For example, regarding temperature-hierarchical bonding, even when a part of solder on the higher-temperature side that has already been bonded melts, the solder can provide strength high enough to withstand a process during later solder bonding if other portion does not melt. [0023]
  • The melting points of intermetallic compounds are high. Because portions bonded with intermetallic compounds can provide sufficient bonding strength even at 300° C., intermetallic compounds can be used for temperature-hierarchical bonding on the higher-temperature side. Therefore, the present inventors performed bonding by use of a paste which is a mixture of Cu (or Ag, Au, Al or plastic) balls or these balls whose surfaces are plated with Sn, or other materials, and Sn-base solder balls, both of them being mixed at a volume ratio of about 50% to about 50%. As the result, in portions where the Cu balls are in contact with each other or in close vicinity to each other, a reaction with surrounding molten Sn occurs and a Cu[0024] 6Sn5 intermetallic compound is formed because of diffusion between Cu and Sn, making it possible to ensure sufficient bonding strength between the Cu balls at high temperatures. Because the melting point of this compound is high and sufficient strength is ensured at a soldering temperature of 250° C. (only the Sn portion melts), no exfoliation of bonded portions occurs during secondary reflow performed for mounting onto a printed circuit board. Therefore, the soldered portions of a module are made of a composite material having two functions, that is, the first function of ensuring high-temperature strength during the secondary reflow by elastic bonding force brought about from the bonding of the high-melting point compound and the second function of ensuring service life by the flexibility of soft Sn during temperature cycles. Therefore, the soldered portions can be adequately used in the temperature-hierarchical bonding at the high temperatures.
  • Furthermore, also in the case of hard and high-rigidity solders having desirable melting points, such as an Au-20Sn solder, Au-(50-55)Sn solders (melting point: 309-370° C.) and an Au-12Ge (melting point: 356° C.), by using granular particles and dispersing and mixing soft and elastic rubber particles or by dispersing and mixing soft low-melting point solders of Sn, In, etc., among the above hard and high-rigidity solders, it is possible to ensure bonding strength even at temperatures of not less than the solidus temperatures of the above hard and high-rigidity solders and to relieve phenomena caused due to deformation, by the soft Sn, In or rubber among metal particles, whereby such a new effect as to compensate for the drawbacks of solders can be expected. [0025]
  • Next, a resin-encapsulated RF module structure is discussed. Conceivable measures to prevent shorts from being caused by a solder include (1) adopting a structure in which the solder within the module does not melt in secondary mounting reflow and (2) adopting another structure in which even when the solder within the module melts, the exfoliation at the interfaces between parts and the resin and at the interface between the resin and the module substrate is prevented by reducing the melting-and-expanding pressure of the solder. However, resin design is difficult in these measures. [0026]
  • On the other hand, (3) relieving the melting-and-expanding pressure of a molten internal solder by use of a low-hardness resin in a gel state, is conceivable. However, because of a small protective force (mechanical strength), covering with a case or cap is required. This measure cannot be adopted because of cost. [0027]
  • FIG. 13 (described later) shows a comparison of phenomena of molten solder flow between a case where a conventional solder is used in a resin encapsulation structure and another case where the solder of the invention is used. The volume expansion of Pb-base solders is 3.6% [Science and Engineering of Metallic Materials; Masuo Kawamori, p. 14442]. In a bonding structure of the invention, only Sn melts at temperatures of about 240° C. during secondary reflow mounting. Therefore, in view of the fact that the volume ratio of Cu balls to Sn balls is about 50%, the volume expansion immediately after melting is 1.4%, which is about 1/2.5 of that of Pb-base solders. On the other hand, regarding the state of remelting, the conventional solder instantaneously expands 3.6% when it remelts. Therefore, in the case of a hard resin, since the resin cannot be deformed, the pressure increases, with the result that the molten solder flows into the interfaces between the chip parts and the resin. For this reason, it is necessary that the resin be soft. On the other hand, with the solder of the invention, as is apparent from a model of the section of a chip shown in FIG. 1, Cu particles are bonded together mainly via Cu[0028] 6Sn5 compounds. Even when the Sn in the gap among Cu particles melts, the Cu particles do not move because they are bonded together. Therefore, the pressure by the resin can be coped with by the reaction force of the bonded Cu particles, with the result that a pressure is not easily applied to the molten Sn. Further, since the volume expansion of the bonded portion is as low as 1/2.5 of that of the conventional solder, it is expected that, because of the synergistic effect of both of them, the possibility that Sn flows over the interfaces of chip parts is low. Thus, by adopting the bonding structure of the invention in this module, it is possible to provide a low-cost RF module which can be encapsulated with a somewhat softened epoxy resin and which, at the same time, can be easily cut.
    •  BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a sectional view of a model showing the material and constitution of a paste for bonding. [0029]
  • FIG. 2([0030] a) shows a model of a section regarding an example to which the invention is applied and
  • FIG. 2([0031] b) and FIG. 2(c) are model views of a method of paste supply and a bonded condition, respectively.
  • FIG. 3([0032] a) and FIG. 3(b) are sectional views of a case where the invention is applied to a surface etching pattern.
  • FIG. 4 is a sectional view before bonding in a case where the invention is applied to plating easily capable of alloying. [0033]
  • FIG. 5([0034] a) to FIG. 5(c) are sectional views of a model in which a module is mounted on a printed circuit board.
  • FIG. 6 is a sectional view of a model of plastic package. [0035]
  • FIG. 7([0036] a) to 7(c) are sectional views of a model of mounting an RF module.
  • FIG. 8([0037] a) and FIG. 8(b) are process flow charts of RF module mounting.
  • FIG. 9([0038] a) to FIG. 9(d) are sectional views of a model of process sequence of an RF module.
  • FIG. 10 is a perspective view of the mounting state of an RF module on a mounting substrate. [0039]
  • FIG. 11 is a perspective view of a method of resin printing in the assembling of an RF module. [0040]
  • FIG. 12([0041] a) and FIG. 12(b) are a sectional view and a perspective view, respectively, of the principle of solder flow in a comparative example of RF module.
  • FIG. 13 shows a comparison of the phenomena of RF module between a comparative example and a example relating to the invention. [0042]
  • FIGS. [0043] 14(a) to 14(c) are a plan view of a high-output resin package and a sectional view of the package.
  • FIG. 15 is a flow chart of the process of a high-output resin package. [0044]
  • FIG. 16([0045] a) to FIG. 16(d) are sectional views of a model of CSP junctions obtained by the bonding of composite balls.
  • FIG. 17([0046] a) to FIG. 17(c) are sectional views of a model of BGA/CSP in which Cu ball bumps are used.
  • FIG. 18([0047] a) to FIG. 18(c) are sectional views of a model of BGA/CSP in which Cu-coated bumps of deformed structure are used.
  • FIG. 19 shows the relationship between the Sn/Cu ratio and an appropriate range of bonding.[0048]
    • DETAILED DESCRIPTION OF THE INVENTION
  • Embodiments of the invention are described below. [0049]
  • [0050] Embodiment 1
  • FIG. 1 shows the concept of a bonding structure relating to the invention. This figure also shows a condition before soldering and another condition after soldering. The upper portions of FIG. 1 shows an example of use of a paste in which [0051] Cu balls 1 with a particle size of about 30 μm (or balls of Ag, Au, Cu—Sn alloys, or other materials, or those to which an Au plating, and Ni/Au plating, are applied, or those to which an Sn plating, or other materials are applied) and Sn solder balls 2 (melting point: 232° C.) with a particle size of about 30 μm are appropriately dispersed in small quantities via a flux 4. When this paste is subjected to reflow at a temperature of not less than 250° C., the Sn solder balls 2 melt, molten Sn 3 spreads so that it wets the Cu balls 1 and becomes present between the Cu balls 1 relatively uniformly. The Cu balls need not be spherical; that is, Cu balls having great surface irregularities, bar-like ones, and those containing dendrite crystals may be used. In this case, the cubic ratio of Cu to Sn is different and it is only necessary that a Cu ball be in contact with an adjoining Cu ball. The superiority of the spherical shape lies in printability. After bonding, to ensure strength at high temperatures, it is necessary that the Cu balls be entangled with each other. On the other hand, if the Cu balls are too much constrained by each other to move, there is no degree of freedom in soldering and deformability is insufficient, posing a problem. Regarding this respect, it seems ideal that the Cu balls in which dendritic crystals are linked by contact with the result that elastic motion occurs. Thus, there is a method in which dendritic crystals of Cu are wrapped with Sn, etc., and are then sphered and the spheres are mixed. Incidentally, the particle size of the Cu and Sn balls is not limited to about 30 μm.
  • Because Cu[0052] 6Sn5 compounds are formed in a short time by using a reflow temperature as high as possible, the aging process for the forming of the compound becomes unnecessary. When the forming of the Cu6Sn5 compound is insufficient, it is necessary to ensure the strength of bonding between the Cu balls 1 by performing short aging in a temperature range of the heat resistance of the parts. Because the melting point of the Cu6Sn5 compound is as high as about 630° C. and the mechanical properties of the Cu6Sn5 compound are not poor, there is no problem in strength. If the aging is performed for a long time at a high temperature, Cu3Sn compound comes to grow to the Cu side. It is thought that, regarding mechanical properties, Cu3Sn is generally deemed to be hard and brittle. However, even when Cu3Sn is formed within the solder around each of the Cu particles, there is no problem insofar as it has no effect on service life measured in a temperature cycle test, or other tests. In an experiment in which Cu3Sn was sufficiently formed at a high temperature in a short time, there was no problem in strength. It is thought that this is because there is a difference in the effect of Cu3Sn on fracture between such a case where Cu3Sn is formed long along the bonding interface as to have so far been experienced and such another case where Cu3Sn is formed around each of the particles as in this example. It is also thought that in the present case, a supplementary effect of soft Sn present around the compound is also great.
  • Since, as disclosed above, the [0053] Cu balls 1 are bonded to each other via the compounds (Cu6Sn5), neither junctions (Cu6Sn5) nor Cu balls 1 melt, it becomes possible to provide the bonding strength even when the module passes through a reflow furnace at about 240° C. after bonding. In taking the reliability of bonding among the Cu balls 1 into account, it is preferred that the compounds (Cu6Sn5) be formed with a thickness of about a few micrometers. Further, to ensure that the compounds are formed among the Cu balls 1, it is preferred the gap between the Cu balls be short so that they almost come into contact with each other. This is made possible by adjusting the amount of Sn. However, it is not necessary that all adjoining Cu particles be bonded together by the compound. Instead, in terms of probability, it is preferred that portions where linkage occurring by the compound does not occur are present, because this provides a degree of freedom in deformation. When the Cu balls are constrained within a region, there is no problem in strength. Incidentally, the flux 4 may be any one of a cleaning type and a non-cleaning type.
  • The upper portions of FIG. 1 shows another example in which the above [0054] Cu balls 1 are plated with Sn, or other materials, of a few micrometers in thickness. When the amount of Sn is insufficient due to thin Sn plating, the insufficient amount of Sn is compensated for by the Sn balls of the same ball diameter. The Sn plating of Cu enables the molten Sn 3 to readily spread along the balls and wet them, making the gaps among the Cu balls 1 more even. Further, this has also a great effect on the elimination of voids. The oxide film of the solder plating is broken during reflow and the Cu balls are sucked by each other under the action of surface tension and approach each other. Further, the fluidity of the solder is improved by adding a trace amount (1-2%) of Bi to Sn to thereby improve the wettability of the solder onto terminals. Addition of a large amount of Bi is undesirable because the solder becomes brittle.
  • Next, electronic parts such as LSI packages and parts having this bonding structure are mounted on a printed circuit board. In this mounting, temperature-hierarchical bonding becomes necessary. For example, after printing of an Sn-3Ag-0.5Cu solder paste (melting point: 221-217° C.) on connection terminals of a printed circuit board and mounting of electronic parts such as LSI packages and parts, reflow can be performed at 240° C. in the air (this is possible also in a nitrogen atmosphere). This Sn-(2.0-3.5)Ag-(0.5-1.0)Cu solder is treated as a standard solder that replaces conventional eutectic Sn—Pb solders. However, because this solder has a higher melting point than the eutectic Sn—Pb solders, it is required that a high-temperature Pb-free solder suitable for this purpose be developed. As mentioned above, the strength at the high temperatures is ensured between Cu and Cu[0055] 6Sn5 in already formed junctions and the strength of the junctions is high enough to withstand stresses caused by the deformation of a printed circuit board during reflow, or other processes. Therefore, even when an Sn-(2.0-3.5) Ag-(0.5-1.0)Cu solder is used for the secondary reflow for soldering to a printed circuit board, this solder can realize temperature-hierarchical bonding because it has such a function as to be a high-temperature solder. In this case, the flux to be used may be an RMA (rosin mild activated) type for non-cleaning application or an RA (rosin activated) type for cleaning application, and any one of both of the cleaning type and the non-cleaning type can be used.
  • [0056] Embodiment 2
  • In FIG. 2([0057] a), a semiconductor device 13 is bonded to a junction substrate 6 by use of an Au-20Sn or other solder, and after wire bonding 8, the peripheral portion of a cap 9, which is fabricated by plating Al, Fe—Ni, with Ni—Au, is bonded 10 to the junction substrate by reflow through the above solder paste of non-cleaning type. On this occasion, when the insulating characteristic is regarded as important, it is desirable to perform bonding in a nitrogen atmosphere by use of a solder with a flux not containing chlorine. However, when the wettability cannot be ensured, the encapsulation with a weak-activity rosin of RMA type may be performed. This semiconductor device is not required to have a perfect encapsulatability and, therefore, if the flux has adequate insulating characteristics, there occurs no influence of holding for a long time on the semiconductor device even in the presence of the flux. The purpose of the cap encapsulation is mainly mechanical protection. As a method of the encapsulation, it is possible to perform the pressure bonding of a sealing portion by means of a pulse-current resistance heating body 15, In this case, the application of the paste is performed along the sealing portion by means of a dispenser and a fine continuous pattern 12 are formed (FIG. 2(b)).
  • A model in which the section A-A′ of the pattern is enlarged is shown on the right side. [0058] Cu balls 1 and Sn balls 2 are held by a flux 4. When bonding is performed by means of the pulse-current resistance heating body 15 while applying a pressure from above, the paste is made flat as shown in FIG. 2(c). Section B-B′ which is made flat is enlarged on the right side. In this case, when Cu balls of 30 μm are used, the solder bonding portion between a junction substrate 6 and a cap 9 provides a gap corresponding to 1 to 1.5 Cu ball (about 50 μm). Because bonding under pressure by means of the pulse heater was performed at 350° C. for 5 seconds, the contact portion between the Cu ball 1 and the terminal of the junction substrate 6 and the contact portion between the Cu ball and the cap 9 readily form Cu6Sn5 or Ni3Sn4 compounds in a short time insofar as a thick Cu-base or Ni-base plating layer is formed on the cap surface. In this case, therefore, the aging process is generally unnecessary. When a narrow paste application width is intentionally adopted, for example, when the paste is applied under pressure to a section of 250 μm in width×120 μm in height, the thickness of the section becomes equivalent to the thickness of 1 to 1.5 particle after pressure application and hence it comes to spread to a width of about 750 μm.
  • Eutectic Sn-0.75Cu solder balls are supplied beforehand to this encapsulated package as [0059] external junction terminals 11, and on the printed circuit board, the solder paste is positioned and provided, as with other parts, by printing, and the surface mounting is performed by reflow. As a reflow solder, any one of an Sn-3Ag solder (melting point: 221° C., reflow temperature: 250° C.), an Sn-0.75Cu solder (melting point: 228° C., reflow temperature: 250° C.), Sn-3Ag-0.5Cu solders (melting point: 221-217° C., reflow temperature: 240° C.), and, may be used. Because as is apparent from the results so far obtained, sufficient strength is ensured between Cu and Cu6Sn5 by the eutectic Sn—Pb solder, encapsulated portions, are not exfoliated during reflow. Incidentally, when a lap-type joint portion obtained by bonding pieces of Cu foil together by use of this solder paste was subjected to a shearing tensile test (tensile rate: 50 mm/min) at 270° C., the value of about 0.3 kgf/mm2 were obtained. This reveals that a sufficient strength at high temperatures is ensured in the junction.
  • In the case of a module whose cap portion is made of Al plated with Ni—Au or made of Fe—Ni plated therewith, the growth rate of an Ni—Sn alloy layer at a temperature of not less than 175° C. is higher than that of a Cu—Sn alloy layer insofar as the Ni-containing layer is formed with a film thickness of about 3 μm (for example, D. Olsen et al.; Reliability Physics, 13th Annual Proc., pp 80-86, 1975) and, therefore, an Ni[0060] 3Sn4 alloy layer is also sufficiently formed by high-temperature aging. However, as regards the properties of the alloy layer, Cu6Sn5 is superior. Thus, it is not preferred to make the Ni3Sn4 alloy layer grow to have a thicker thickness. In this case, because the high-temperature aging cannot be made to be a long period of time, there occurs no problem of embrittlement caused due to excessive growth. From data on an Sn-40Pb solder which has a lower growth rate of an alloy layer than Sn and which has been used in actual operations, it is possible to predict an outline of the growth rate of Sn. The growth rate of occurring by Ni and Sn-40Pb is not more than 1 μm even at 280° C. in 10 hours (according to some data, the growth rate is 1 μm at 170° C. in 8 hours). Thus, no problem of the embrittlement occurs insofar as the high temperature aging is short in the period of time. As regards the growth rate of the alloy layer (Ni3Sn4) occurring by Sn and the Ni plating, it is known that the growth rate thereof differs greatly in dependence on the types of plating such as electroplating and chemical plating, or other materials. Because it is necessary to keep the high bonding strength, a high growth rate of the alloy layer is desired in the embodiment. On the other hand, there is such a data as the growth rate of Cu6Sn5 occurring by Cu and the Sn-40Pb solder is 1 μm at 170° C. in 6 hours (which corresponds to a growth rate of 1 μm per one hour at 230° C. in the case of the Sn-0.75Cu eutectic solder balls used in the embodiment on the assumption that the solder balls are simply in a solid state). In a bonding experiment at 350° C. for 5 seconds, the inventors were able to observe portions where Cu6Sn5 of 5 μm maximum in thickness were formed between Cu particles. From this fact, it is deemed that no aging process is generally necessary when the soldering is performed at the high temperature.
  • In this paste method, it is also one of the most important problems to reduce the occurrence of voids as little as possbile. For this reducing, it is important to improve the wettability of the solder for the Cu particles and to improve the fluidity of the solder. For achieving this, the Sn plating on the Cu balls, Sn—Cu solder plating thereon, Sn—Bi solder plating thereon and Sn—Ag solder plating thereon, the adoption of eutectic Sn-0.7Cu solder balls, Bi addition to solder balls, are each effective means. [0061]
  • Further, the solder balls are not limited to Sn solder balls, and solder balls may be used in which any one or more of eutectic Sn—Cu-base solder balls, eutectic Sn—Ag-base solder balls, eutectic Sn—Ag—Cu-base solder balls, and solder balls obtained by adding at least one element selected from In, Zn, and Bi to any one of these solder balls may be used. Also, in these cases, because Sn is the main element of the composition, the desired compound can be formed. Also, two or more kinds of balls may be mixed. Because in these balls the melting point of these balls is lower than Sn, the growth rate of the alloy layer at high temperatures generally tends to become high. [0062]
  • [0063] Embodiment 3
  • The paste relating to the invention can also be used in the die bonding [0064] 7 shown in FIG. 2(a). After bonding by use of the paste relating to the invention, cleaning and wire bonding are performed. In prior arts, the die bonding is performed by use of an Au-20Sn solder, however, it has been limited to small chips in view of reliability. Also, in the case of Pb-base solders, a Pb-10Sn solder has been used. The bonding relating to the invention can be used even in chips having a somewhat larger area. The larger the thickness of a bonding portion, the longer the service life and the higher the reliability become. In the invention, it is possible to make this thickness larger by using high melting point balls each having a larger size. In a case of making this thickness small, this is performed by making the size of particles (that is, balls) small. In some bonding methods, it is also possible to use a thin bonding portion by reducing the particle size. Even Cu particle sizes of 5-10 μm may be also used, and particles of further smaller size may be mixed therewith. The compounds occurring between an Si chip (Cr—Cu—Au, Ni plating, or other materials is provided as the metallized layer of the back side thereof) and Cu balls and between Cu balls and the connection terminal on the substrate include Sn—Cu compounds and Sn—Ni compounds. Since the growth rate of the alloy layer is small, no problem of embrittlement occurs.
  • [0065] Embodiment 4
  • The junction provided by a high-temperature solder needs to withstand only during reflow which is performed in a succeeding step, and the stress applied to this junction during the reflow is thought to be small. Therefore, instead of using the metal balls, one side or both sides of each of connection terminals are roughened so that projections of Cu, Ni, or other materials may be formed, whereby an alloy layer is formed surely at the contact portions of the projections and other portions are bonded with a solder. This provides the same effect as with the balls. The solder is applied to one of the terminals by means of a dispenser, the solder being then made to melt while the projections are made from the above to be forced to intrude into each other by means of a resistance heating body of pulsed electric current, whereby the die bonding is performed at a high temperature. As a result, because of the anchor effect of the projections and the formation of the compounds in the contact portions, the contact portions can obtain strength high enough to withstand the stress occurring during the reflow. FIG. 3([0066] a) shows a model of the section of a junction in which the surface of a Cu pad 18 of a substrate 19 is roughened by etching and a paste of an Sn-base solder 2 is applied to the roughened surface. In this case, fine Cu particles may be added to the Sn-base solder. The back side of a terminal portion 75 of a part may be flat. In this case, however, it was plated with Cu or Ni, and the surface thereof was roughened by etching 20. FIG. 3(b) shows a state of the bonding performed by heating under pressure. The compounds are formed in the contact portions by the reflow performed at a somewhat high temperature, so that the contact portion becomes strong in strength. Therefore, in the succeeding reflow step in which the external connection terminals are bonded to the terminals of the substrate, this portion is not exfoliated.
  • [0067] Embodiment 5
  • In bonding by use of Au—Sn alloys in which the amount of diffused elements is increased by aging and regarding which resultant compounds change in about three stages from a low-temperature to a high-melting point side, various compounds are formed at relatively low temperatures within a range of a small temperature variation. A well-known composition of the Au—Sn alloy is Au-20Sn (melting point: 280° C., eutectic type). The composition range of Sn in which the eutectic temperature of 280° C. is maintained is from about 10 to 37 mass % Sn. There occurs a tendency to become brittle when the Sn content thereof increases. It is deemed that a composition range which may be realized in an alloy containing Au of a low content is 55 to 70% Sn, and in this composition a 252° C.-phase comes to be present (Hansen; Constitution of Binary Alloys, McGRAW-HILL, 1958). Since the possibility that the temperature of a portion bonded in the preceding step (primary reflow) reaches 252° C. after the bonding in a succeeding step (secondary reflow) is thought to be low, it is thought that even in this composition range, the purpose of temperature-hierarchical bonding can be achieved. As regards the compositions, AuSn[0068] 2 and AuSn4 are formed, which can be applied to the die bonding or to the encapsulation portion of the cap. For further extra safety, an Au—n alloy containing Sn of 50 to 55 mass % may be adopted, in which alloy the solidus line and the liquidus line thereof become 309° C. and maximum 370° C., respectively, so that it becomes possible to prevent the 252° C.-phase from occurring. FIG. 4 shows a model of a section in which the back side of an Si chip 25 is plated beforehand with Ni(2 μm)-Au (0.1 μm), for example, taps on a lead frame 19 being plated with Ni (2 μm)22-Sn (2-3 μm)23. In the die bonding performed in a nitrogen atmosphere while heating under pressure and in the aging additionally applied as occasion required, a part of Sn is consumed to form the Ni—Sn alloy layer (, that is, the Ni—Sn compound layer)and the remainder of Sn forms an Au—Sn alloy phase. In a case where the Sn content is too high, a low eutectic point (217° C.) of Sn and AuSn4 is formed. Therefore, it is necessary to control the Sn content so that this eutectic point may be not formed. Alternatively, a paste in which fine metal particles and Sn, are mixed may be coated thereon. Because the die bonding by use of Au—Sn solders is performed at a high temperature of 350-380° C., it is possible to form a compound in which the Sn content is lower than that of the AuSn2, by controlling the film thickness, temperature and a period of time, whereby the melting point thereof can be made to be not less than 252° C. Thus, it is thought that no problem occurs in the succeeding reflow step.
  • As mentioned above, by causing the solder to melt at 300° C. levels, which are considerably higher than the melting point of Sn, the diffusion of the elements was activated and the compound were formed, whereby the strength required at the high temperature was able to be ensured and the high-reliability bonding thereof on the higher-temperature side in the temperature-hierarchical bonding was able to be realized. [0069]
  • As regards the metal balls described above, there may be used any one of the balls of single-element metal (for example, Cu, Ag, Au, Al and Ni), the balls of alloy (for example, Cu alloy, Cu—Sn alloy and Ni—Sn alloy), the balls of compounds (for example, Cu[0070] 6Sn5 compound) and the balls that contain mixtures of the above. In other words, there can be used any kind of substance in which compounds are formed with molten Sn so that the bonding between metal balls can be ensured. Therefore, metal balls are not limited to one type, and two or more types of metal balls may be mixed. These metal balls may be treated by Au plating, or Ni/Au plating, or single-element Sn plating, or alloy plating containing Sn. Further, resin balls whose surfaces are plated with one kind selected from Ni/Au, Ni/Sn, Ni/Cu/Sn, Cu/Ni and Cu/Ni/Au may be used. A stress relieving action can be expected from mixing the resin balls.
  • [0071] Embodiment 6
  • Next, there is described a case where Al balls are used as balls of other metals. In general, high-melting metals are hard, and pure Al is available as a metal that is inexpensive and soft. Pure Al (99.99%) usually does not wet Sn although it is soft (Hv 17). However, Sn can be readily wetted by plating the pure Al with Ni/Sn, Ni/Cu/Sn, or other materials. The pure Al readily diffuses at a high temperature in a vacuum. Therefore, by using Sn-base solders containing Ag under some bonding conditions, it is possible to form compounds with Al, such as Al—Ag. In this case, the metallization of the Al surface is unnecessary and this provides a great cost merit. Trace amounts of Ag, Zn, Cu, Ni, may be added to Sn so that Sn reacts readily with Al. The Al surface can be wetted either completely or in spots. When stress is applied in the latter case of spots-like wetting, because restraining from deforming becomes small insofar as a bonding strength is ensured, deformability is good and the unwetted portions absorb energy as friction loss. Therefore, a material excellent in deformability is obtained. It is also possible to plate an Al wire with Sn, Ni—Sn, Ag, and divide it into a particle form. Al particles can be produced in large amounts at low cost by the atomization process, etc., in a nitrogen atmosphere. It is difficult to produce Al particles without surface oxidation. However, even when the surface is once oxidized, oxide films can be removed by the metallizing treatment. [0072]
  • Embodiment 7 [0073]
  • Next, Au balls are described. In the case of the Au balls, Sn readily wets them and, therefore, metallizing is unnecessary insofar as bonding performed in a short time is concerned. However, in a case where the soldering time is long, Sn diffuses remarkably and there occurs such a fear as brittle Au—Sn compounds are caused. For this reason, to ensure a soft structure, In (indium ) plating in which the degree of diffusion to Au is low, etc., is effective, and Ni, Ni—Au, used as a barrier are also effective. Forming a barrier layer that is made to be as thin as possible makes Au balls readily deformable. Alternatively, other metallized structures may also be adopted insofar as they can suppress the growth of an alloy layer with Au. When the bonding is performed in a short time in the die bonding, an alloy layer formed at grain boundaries is thin in thickness, so that the effect brought about by the flexibility of Au can be greatly expected even in a case where no barrier is provided. The combination of the Au balls and In solder balls is also possible. [0074]
  • [0075] Embodiment 8
  • Next, Ag balls are described. The case of the Ag balls is also similar to that of the Cu balls. Since the mechanical properties of Ag[0076] 3Sn compounds such as hardness are not poor, so that it is also possible to perform the bonding of the Ag particles together through the compounds by a usual process. It is also possible that Ag balls are mixed in the Cu.
  • [0077] Embodiment 9
  • Next, there is described a case where a metal material are used as metal balls. As representative alloy-base materials, Zn—Al-base and Au—Sn-base materials are available. The melting point of a Zn—Al-base solder are mainly in the range from 330° C. to 370° C., which are suitable for performing the hierarchical bonding with a Sn—Ag—Cu-base solder, a Sn—Ag-base solder and a Sn—Cu-base solder. As representative examples of the Zn—Al-base solder, there are available a Zn—Al—Mg-base solder, a Zn—Al—Mg—Ga-base solder, a Zn—Al—Ge-base solder, a Zn—Al—Mg—Ge-base solder, and any one of these solders that contains at least one kind selected from Sn, In, Ag, Cu, Au, and Ni. In the case of the Zn—Al-base solder, the oxidation thereof occurs intensively and the solder rigidity thereof is high. For these reasons, it is pointed out that cracks may occur in Si chips when Si is bonded (Shimizu et al.: “Zn—Al—Mg—Ga Alloys for Pb-Free Solders for Die Attachment,” Mate 99, 1992-2). Thus, these problems must be solved when the Zn—Al-base solder is used as metal balls. [0078]
  • Accordingly, in order to solve these problems, that is, in order to lower the rigidity of the solders, heat-resistant plastic balls plated with Ni/solder, or Ni/Cu/solder, or Ni/Ag/solder or Au were uniformly dispersed in the Zn—Al-base balls to thereby lower Young's modulus. It is preferred that each of these dispersed particles be smaller in size than that of the Zn—Al-base balls and be uniformly dispersed in the Zn—Al-base balls. At the time of the deformation, the soft plastic balls with elasticity having a size of about 1 μm deform, so that there is brought about a great effect on the relieving of thermal impact and mechanical impact. When a rubber is dispersed in the Zn—Al-base solder balls, the Young's modulus decreases. Since the plastic balls are almost uniformly located among the Zn—Al-base solder balls, this dispersion is not greatly varied during the melting performed in a short time. Further, by using plastic balls whose thermal decomposition temperature is about 400° C., the organic substances thereof can be prevented from being decomposed in the solder during the bonding performed through the resistance heating body. [0079]
  • The Zn—Al is apt to be readily oxidized. Thus, in taking the storage and handling thereof into consideration, it is preferred that the surface thereof be plated with Sn formed by replacing Cu. The Sn and Cu dissolve during the bonding in the Zn—Al solder insofar as a low amount of Sn and Cu is concerned. Because of the presence of Sn on the surface, it become easy to perform, for example, the bonding onto an Ni/Au plating formed on a Cu stem. At such a high temperature as to be not less than 200° C., the growth rate of an Ni—Sn alloy layer (Ni[0080] 3Sn4) is larger than that of Cu6Sn5, so that there occurs no phenomenon that the bonding were impossible due to insufficient formation of the compounds.
  • Further, by making the Sn balls of 5-50% mixed therein in addition to the plastic balls, Sn layers come to be located among the Zn—Al-base solders. In this case, a part of the Zn—Al balls are bonded directly to each other, however, in the other portions, relatively soft Sn—Zn phase of a low melting point and remaining Sn and other materials come to be present, so that any deformation can be absorbed by the Sn, the Sn—Zn phase and the rubber of the plastic balls. In particular, because of a combined action of the plastic balls and the Sn layers, further relieving of the rigidity can be expected. Even in this case, the solidus line temperatures of the Zn—Al-base solder is ensured to be not less than 280° C., so that there is no problem regarding the strength required at high temperatures. [0081]
  • By plating the Zn—Al-base solder balls with Sn so that Sn phase which remains without being dissolved in the balls may be present, the Sn phase acts to absorb the deformation, so that the rigidity of the Zn—Al solder balls can be relieved. In order to further relieving the rigidity, the Zn—Al-base solder balls may be used while mixing therein plastic balls having a size of about 1 μm which are coated by metallizing and soldering, so that the impact resistance thereof is improved and the Young's modulus thereof decreases. Alternatively, by using a paste in which the balls of Sn, In, and other materials, and the rubber of the Sn-plated plastic balls are dispersed in the Zn—Al-base (for example, Zn—Al—Mg, Zn—Al—Ge, Zn—Al—Mg—Ge and Zn—Al—Mg—Ga) solder balls, it is possible to similarly improve temperature cycle resistance and impact resistance, whereby the high reliability thereof can be ensured. When only the Zn—Al-base solders are used, the balls are hard (about Hv 120-160) and the rigidity is large, so that there occurs such a fear as a Si chip of a large size is broken. For removing this fear, the layers of soft, low-meling point Sn and In are made to be present around the balls, and the rubber is dispersed among the balls, whereby the deformability is ensured and the rigidity decreases. [0082]
  • [0083] Embodiment 10
  • FIG. 5([0084] a) to FIG. 5(c) show an example in which a relatively small output module used for signal-processing in portable cellular phones, which module has such a large square shape as one side thereof is larger than 15 mm in length, are mounted to a printed circuit board by a flat pack type package structure in which a difference in thermal expansion coefficient between the module and the substrate is relieved by leads. In this type of structure, it is usual to adopt the system that the rear face of each of circuit elements is die-bonded to a junction substrate excellent in thermal conductivity and they are connected to the terminal of the junction substrate by wire bonding. Regarding this system, there are many examples in which a MCM (multi chip module) design is adopted in which there are located several chips and chip parts such as of resistors and capacitors arranged around each of the chips. A conventional HIC (hybrid IC) or power MOSIC are the representative examples thereof. As an available module substrate, there are Si thin-film substrate, an AlN substrate having a low thermal expansion coefficient and a high thermal conductivity, a glass ceramic substrate of a low thermal expansion coefficient, an Al2O3 substrate whose coefficient of thermal expansion is close to that of GaAs, and a metal-core organic substrate of Cu or other material which has high heat resistance and improved thermal conduction.
  • FIG. 5([0085] a) shows an example in which Si chips 8 are mounted on an Si substrate 35. Since resistors, capacitors, and other components can be formed in thin films on the Si substrate 35, higher-density mounting is possible. In this example, a flip chip mounting structure of the Si chips 8 is shown. It is also possible to adopt such a system as Si chips are bonded by die bonding while the terminals are connected by wire bonding. FIG. 5(b) shows another example in which the mounting on the printed circuit board 49 is of a QFP-LSI type module structure and soft Cu-base leads 29 are adopted. It is general to perform the metallizing on the Cu leads 29 by Ni/Pd, Ni/Pd/Au, Ni/Sn, or other materials. The bonding of the leads 29 and an Si substrate 35 is performed by heating under pressure by use of the paste relating to the invention. As regards the leads, it is possible to adopt a method in which the leads are supplied as a row of a straight line by means of a dispenser or in which the supply of the material thereof is performed by printing regarding each of the terminals and the leads are formed by performing the separating thereof regarding individual terminals through the heating under pressure. The Au or Cu bumps 18 of each of the Si chips are bonded by supplying the paste relating to the invention to the junction substrate 35. Alternatively, it is possible to perform the Au—Sn bonding or Cu—Sn bonding by plating with Sn the terminals located on the substrate side. Furthermore, as still another bonding method, in a case where Au ball bumps are used while Sn-plated terminals are provided on the substrate, the Au—Sn bonding is obtained by a thermocompression bonding technique, so that resultant junctions come to adequately withstand a reflow temperature of 250° C. Further, it is also possible to use a heat-resistant, electrically conductive paste. For the protection of the chips, there is provided on each of the chips a silicone gel 26, or an epoxy resin containing a filler and/or a rubber such as a silicone which epoxy resin has a low thermal expansion coefficient and flexibility of a certain level while maintaining a flowability and a mechanical strength after setting, or a silicone resin, thereby making it possible to protect and reinforce the chips including the terminal portions of the leads. This enables lead-free bonding by the temperature hierarchy, the realization of which has been desired.
  • In a case where there is used a thick film substrate such as an AlN substrate, a glass ceramic substrate or an Al[0086] 2O3 substrate instead of using the Si substrate, the mounting of the resistors, capacitors, or other components, as the parts of the chips becomes basic. Further, there is available a forming method in which laser trimming is performed while using a thick-film paste. In the case of resistors and capacitors formed by the thick-film paste, it is possible to adopt the same mounting system as in the above Si substrate.
  • FIG. 5([0087] b) shows another system comprising the steps of mounting the chips 8 of Si or GaAs, with its face up, on an Al2O3 substrate 19 excellent in thermal conductivity and in mechanical properties, performing the bonding thereof under pressure by means of a pulse resistance heating body, performing the reflow bonding of chip parts, performing the cleaning thereof, and performing the wire bonding. In this case, resin encapsulation is a general practice similarly to the case of FIG. 5(a). The resin used therein is, similarly to the case of FIG. 5(a), an epoxy resin of low thermal expansion coefficient in which a quartz filler and rubber such as a silicone rubber are dispersed and which can reduce thermal impacts, or a silicone resin, or a resin in which the two of the resins are mixed in some states or forms. In this system, a large substrate of an undivided state is used insofar as the mounting of the chips and the chip parts are concerned, and the large substrate is divided thereafter, and each of the divided portions is covered with a resin after the lead bonding. The coefficients of thermal expansion of GaAs and Al2O3 are close to each other, the paste solder of the invention containing about 50% Cu, and besides the bonding is preformed through the structure of the bonded Cu particles, so that there is obtained a structure having excellent thermal conductivity. To further improve the heat dissipation, thermal vias are provided under the metallized layer formed immediately under the chip, thereby making it possible to also dissipate heat from the back side of the substrate. The supply of the paste relating to the invention to these terminals is performed by printing or by means of the dispenser. The paste relating to the invention can be also used in solder junctions 33 that provides bonding between the lead 29 and the Al2O3 substrate 19.
  • In the case of the bonding of Al fins, if a non-cleaning type is possible, there is available a system comprising the steps of supplying the paste in a shape surrounding the fins by means of a dispenser or printing, and performing the bonding under pressure by means of the resistance heating body or a laser or a light beam, or other means, or bonding by one operation simultaneously with the chip parts by the reflow. In the case of Al materials, plating with Ni, or other materials, is performed as metallizing. In the case of the fin bonding, in order to realize the non-cleaning type, Al is worked to be in a foil shape and the foil thus obtained is bonded under pressure in an N[0088] 2 atmosphere by means of the resistance heating body.
  • FIG. 5([0089] c) shows a part of a module structure in which electronic parts are mounted on a metal-core substrate having a metal 39 therein and are encapsulated with an Al fin 31. A chip 13 may have a face-down structure and may be directly bonded to the metal 39 of the metal core by installing dummy terminals 45 for heat dissipation. The bonding is performed by LGA (lead grid array) system, the pads of a chip-side being made of Ni/Au or Ag—Pt/Ni/Au, the pads of a substrate-side being made of Cu/Ni/Au, and these are bonded to each other by use of the paste relating to the invention. In a case of using a polyimide substrate that has a low thermal expansion and a heat resisting property or using a built-up substrate having similarly thereto a heat resisting property, the module mounting with the temperature hierarchy can be performed in which the semiconductor devices 13 are directly mounted by use of a paste 36 relating to the invention. In the case of a chip of high heat generation, it is also possible that the heat is conducted to the metal 39 through the thermal vias. Since in each of the thermal vias Cu particles contact with each other are present, the heat is instantaneously conducted to the metal, that is, this structure is excellent in thermal conductivity. In this case, also regarding the portions where the cap 31 is bonded, the bonding is performed by use of the paste 31 relating to the invention. The paste portions 36 can be printed in one operation.
  • As an example of applying the embodiment to a circuit element, the RF module was described above, however, the invention can also be applied to any one of an SAW (surface acoustic wave) device structure used as a band pass filter for various types of mobile communication equipments, a PA (high-frequency power amplifier) module, a module for moitoring a lithium cell, and other modules and circuit elements. As regards the product field in which the solder of the invention can be applied is not limited to portable cellular phones including mobile products, nor to notebook personal computers, and can be applied to module-mounting parts capable of being used in new household appliances, in the digitization age. Needless to say, the solder relating to the invention can be used for the temperature-hierarchical bonding by use of a Pb-free solder. [0090]
  • [0091] Embodiment 11
  • FIG. 6 shows an example of the application of the invention to a usual plastic package. Conventionally, the rear face of an [0092] Si chip 25 is bonded to a tab 53 of 42 Alloy by use of an electrically-conductive paste 54. The circuit element is connected to each of leads 29 by wire bonding while using a gold wire 8, and is molded with a resin 5. After that, the leads are plated with Sn-based solder corresponded to the Pb-free bonding design. Conventionally, a eutectic Sn-37Pb solder with a melting point of 183° C. was able to be used for the mounting on a printed circuit board and, therefore, it was possible to perform the reflow bonding at 220° C. maximum. However, in the case of the Pb-free bonding, since the reflow bonding is performed by use of the Sn-3Ag-0.5Cu solder (melting point: 217-221° C.), the reflow temperature becomes about 240° C., that is, the maximum temperature becomes higher by about 20° C. than that of the conventional technique. Thus, insofar as a conventionally used heat-resistant, electrically-conductive paste used for the bonding between the Si chip 25 and the tab 53 of 42-Alloy is concerned, the bonding strength at the high temperature decreases, and there occurs such a fear as the reliability thereof is affect. Therefore, by using the paste relating to the invention in place of the electrically-conductive paste, it becomes possible to perform the Pb-free bonding at about 290° C. with respect to the die bonding. This application to a plastic package can be applied in all plastic package structures in which an Si chip and a tab are bonded together. As for the shape of the leads, structurally there are the gull wing type, the flat type, the J-lead type, the butt-lead type and the leadless type. It is needless to say that the invention can be applied to all of the types.
  • [0093] Embodiment 12
  • FIG. 7([0094] a) to FIG. 7(c) show more specific examples in which the invention is applied to the mounting of RF modules for high frequencies. FIG. 7(a) is a sectional view of the module and FIG. 7(b) is a plan view of the module in which an Al fin 31 on the top face is removed.
  • In an actual structure, several MOSFET elements each comprising a [0095] chip 13 with a size of 1×1.5 mm which generates radio waves are mounted with face-up bonding in order to adapt to multi-band design, and besides there is formed, by parts 17 such as resistors and capacitors, around the MOSFET parts a high-frequency circuit for efficiently generating the radio waves. Chip parts are also miniaturized and 1005, 0603, are used. The module is about 7 mm long and about 14 mm wide and is miniaturized with high-density mounting.
  • In this embodiment, only the functional aspect of the solder is taken into consideration, and there is described a model in which one circuit element and one chip are mounted as the representatives thereof. In this case, as described hereinbelow, the [0096] chip 13 and circuit element 17 are bonded to a substrate 43 by the solder paste relating to the invention. The terminals of the Si (or GaAs) chip 13 are bonded to the pads of the substrate 43 by wire bonding 8, and in addition are electrically connected, via through holes 44 and interconnector 45, to terminals 46 that provide the external connection on the rear face of the substrate. The chip part 17 is solder-bonded to the pads of the substrate and is further electrically connected, via the through holes 44 and the interconnector 45, to the terminals 46 that provide the external connection on the rear face of the substrate. The chip 13 is often coated with a silicone gel (omitted in this figure). Under the chip 13 are provided thermal vias 44 for heat dissipation, which are guided to a terminal 42 for heat dissipation on the rear face. In the case of a ceramic substrate, the thermal vias are filled with a thick-film paste of a Cu-base material excellent in thermal conductivity. When an organic substrate that is relatively inferior in heat resistance is used, by using the paste relating to the invention it is possible to perform the soldering in the range of 250° C. to 290° C. for the bonding of the rear face of the chip, the bonding of the chip parts, and in the thermal vias. Furthermore, the Al fin 31 covering the whole module and the substrate 43 are fixed together by caulking, or other means. This module is mounted by solder-bonding the terminals 46, that provide an external connection, to a printed circuit board, and in this case the temperature-hierarchical bonding is required.
  • FIG. 7([0097] c) shows an example in which, besides this FR module, a semiconductor device of BGA type and a chip part 17 are mounted on a printed circuit board 49. In the semiconductor device, a semiconductor chip 25 is bonded, in a face-up state, to a junction substrate 14 by use of the solder paste relating to the invention, the terminals of the semiconductor chip 25 and the terminals of the junction substrate 14 being bonded together by wire bonding, and the areas around the bonding portions are resin-encapsulated. For example, the semiconductor chip 25 is die-bonded to the junction substrate 14 through the resistance heating body by melting the solder paste at 290° C. for 5 seconds. Further, on the rear face of the junction substrate 14 is formed solder ball terminals 30. For example, a Sn3Ag-0.5Cu solder is used in the solder ball terminals 30. Moreover, also to the rear face of the substrate 49 is solder-bonded a semiconductor device (in this example, TSOP-LSI), which is an example of so-called double-sided mounting.
  • As a method of the double-sided mounting, for example, a Sn-3Ag-0.5Cu solder paste is first printed in [0098] pad portions 18 on the substrate 49. Then, to perform solder bonding from the side of the mounting face of a semiconductor device such as TSOP-LSI50, TSOP-LSI50 is located and the reflow bonding thereof is performed at 240° C. maximum. Next, chip parts, a module and a semiconductor are located and the reflow bonding thereof is performed at 240° C. maximum, whereby double-sided mounting is realized. It is usual to first perform the reflow bonding regarding light parts having heat resistance and then to perform the bond of heavy parts that have no heat resistance, as in this case of the above example. In performing the reflow bonding at a later stage, it is necessary that the solder of the first bonded parts be not allowed to fall, and it is ideal to prevent the solder from being re-melted.
  • In the case of the reflow and the double-sided mounting by the reflow, there occurs such a case as the temperature of the joints already mounted on the rear face exceeds the melting point of the solder. However, in most cases, there is no problem in case the mounted parts do not fall. In the case of the reflow, the temperature difference between the upper and lower faces of the substrate is small, so that the warp of the substrate is small and light parts do not fall because of the action of the surface tension even if the solder is melted. Although the combination of the Cu balls and Sn was described above in the representative examples relating to the invention, it is needless to say that the invention similarly applies to other combinations recited in the claims. [0099]
  • [0100] Embodiment 13
  • Next, to further reduce the cost of a RF module, a resin encapsulation method by the paste relating to the invention is described below. [0101]
  • FIG. 8([0102] a) shows the RF module assembling steps of the resin encapsulation method and FIG. 8(b) shows the secondary mounting and assembling steps for mounting a module on a printed circuit board. FIG. 9(a) to FIG. 9(d) are sectional model drawings in which the sequence of assembling in the RF module assembling steps of FIG. 8(a) is shown. The size of an Al2O3 multilayer ceramic substrate 43 of a square shape is as large as 100 to 150 mm in one side, and the Al2O3 multilayer ceramic substrate 43 is provided with slits 62 for break so that it can be divided to each of module substrates. Cavities 61 are formed in the position where each of Si chips 13 on the Al2O3 multilayer ceramic substrate 43 is to be die-bonded, and each of the surfaces of the cavities 61 is plated with a thick-Cu-film/Ni/Au or Ag—Pi/Ni/Au. Just under the die-bond are formed a plurality of thermal vias (filled with Cu thick-film conductors) 44, which are connected to pads 45 formed on the back side of the substrate to thereby dissipate heat through a multilayer printed circuit board 49 (FIG. 9(d)). This enables the heat occurring from a high-output chip of several watts to be smoothly dissipated. An Ag—Pt thick-film conductor was used to form the pads of the Al2O3 multilayer substrate 43. Alternatively, a Cu thick-film conductor may be used in dependence on the type and fabrication method of a junction substrate (made of Al2O3 in this example), or it is possible to use a W—Ni conductor or Ag—Pd conductor. The pad portions in each of which a chip part is mounted are made of the plating of thick-Ag—Pt-film/Ni/Au. As regards the pads formed in the rear face of the Si chip, the thin film of the Ti/Ni/Au is used in this example, however, the pads are not limited to this structure, and such a thin film of Cr/Ni/Au, as to be usually used can be also used.
  • After the die bonding of the [0103] Si chip 13 and the reflow of a chip part 17 (which will be described later in detail), wire bonding 8 is performed after the cleaning of the Al2O3 multilayer substrate (FIG. 9(b)). Further, a resin is supplied thereto by printing and a section shown in FIG. 9(c) is obtained. The resin, which is a silicone resin or low-elasticity epoxy resin, is printed by means of a squeegee 64, as shown in FIG. 10, so as to cover the Al2O3 multilayer substrate 43 with the resin by one operation, whereby a single-operation encapusulated portion 73 is formed on the Al2O3 multilayer substrate 43. After the setting of the resin, identification marks are put by a laser, and a characteristics check is conducted after the dividing of the substrate. FIG. 11 is a perspective view of a module which was completed by the steps of dividing the Al2O3 multilayer substrate, mounting it on a printed circuit board and performing the reflow thereof. The module is made to have a LGA structure, so that it becomes possible to perform a high-density mounting on a printed circuit board.
  • Next, the above description is supplemented by referring to the sequence of steps of the RF module assembling shown in FIG. 8([0104] a). The paste relating to the invention is supplied to the chip part by printing, and this paste is supplied by means of a dispenser with respect to the chips to be mounted on the cavities. First, passive devices 17 such as chip resistors and chip capacitors, are mounted. Next, the 1×1.5-mm chip 13 is mounted and, at the same time, the die bonding thereof is performed by lightly and uniformly pressing the Si chip by means of a heating body at 290° C. to thereby perform the planarization thereof. The die bonding of the Si chip and the reflow of the chip parts are performed in a series of steps mainly by the heating body located under the Al2O3 multilayer substrate. To eliminate voids, Sn-plated Cu balls were used. At 290° C., the Cu balls soften a little and Sn improves fluidity at the high temperatures, thereby activating the reaction between Cu and Ni. In this case, the compound is formed in contact portions where Cu particles are in contact with each other and where Cu particles and metallized portions are in contact with each other. Once the compounds are formed, they do not re-melt even at the reflow temperature of 250° C. because of their high melting points. Further, because the die bonding temperature is higher than the secondary reflow temperature, Sn wets and spreads out sufficiently to thereby becomes the compound. As the result thereof, during the secondary reflow, the compound layers come to provide a sufficient strength at the high temperatures, so that the Si does not move even in the resin-encapsulated structure. Further, even in a case where the low-melting point Sn remelts, it does not flow out because it has already been subjected to the heat history of the higher temperatures. For these reasons, the Si chip remains stationary during the secondary reflow, so that the module characteristics are not affected by the re-melting of Sn.
  • Next, there are below described influences caused by the resin while comparing the case of the paste relating to the invention with that of conventional the Pb-base solder (which makes it possible to perform the reflow at 290° C. [0105]
  • In FIG. 12([0106] a) and FIG. 12(b) there is shown a model of a phenomenon of a short circuit caused in a chip part 17 by the flowing-out 71 of a conventional Pb base solder (having a solidus line temperature of 245° C.) in a case where the secondary reflow (220° C.) for peforming the bonding to a printed circuit board is performed (which is similar to the mounting state of FIG. 11 and the composition of the solder 30 is a Sn—Pb eutectic). In a case of the module encapsulated by a filler-containing, high-elasticity epoxy resin 68 (that is, in the case of a chip part plated with Sn or Sn—Pb, which is usually used for metallizing, the melting point at which this solder remelts decreases to about 180° C. because of the formation of a eutectic phase of the Sn—Pb, the circuit short caused under the pressure of this resin by using of the modulus of elasticity of the resin at 180° C. at which the solder flows out is 1000 MPa. Although the melting point of the Pb-base solder is originally the solidus line temperature of 245° C., it decreases to about 180° C. because the pads of the chip part are plated with the Sn—Pb solder and because the substrate side is plated with Au. Therefore, the Pb-base solder is in a remolten state during the secondary reflow (220° C.). When the Pb-base solder changes from the sold to the liquid, a volume expansion of 3.6% occurs abruptly in the solder. Both of the remelting expansion pressure 70 of the Pb-base solder that forms a fillet on the side of the chip part and the resin pressure 69 balance with each other with large stress and exfoliate the interface formed between the top surface of the chip and the resin, which is a structurally weak portion, causing the solder to flow out. As the result, the short circuits to the pads on the opposite side occurred at a high probability (70%). It is also found that the incidence of this short-circuit phenomenon can be lowered by the lowering of the modulus of elasticity of a resin defined at a high temperature (180° C.). Since there is a limit as regards the softening of epoxy resins, the research was made while raising the modulus of elasticity by adding a filler to a soft silicone resin. As the result, it is found that the outflow of the solder will not occur when the elastic modulus at 180° C. is not more than 10 MPa. When the modulus of elasticity was increased to 200 MPa at 180° C., short circuits occurred at the probability of 2%. In view of the foregoing, it is necessary that, in a solder structure which remelts, the modulus of elasticity of the resin be not more than 200 MPa at 180° C.
  • Then, the influence caused by the outflow regarding the paste structure of the present invention is shown in FIG. 13 while comparing it with a conventional solder. As described above, when bonding is performed by use of the paste relating to the invention, the volume occupied by the Sn in the molten portion is about a half and, partly because the expansion value of Sn itself is small, the volume expansion ratio of the solder becomes 1.4%, which is 1/2.6 as low as that of the Pb-base solder. Further, as illustrated by the model shown in FIG. 13, the Cu particles are bonded together in a point-contact state, the pressure of the resin is balanced by the reaction of the Cu particles even at the time of the melting of Sn, so that no crushing of the soldered portion occurs, that is, a phenomenon quite different from the case of the molten solder is expected. In other words, it is expected that the probability of the occurrence of the short circuits between electrodes due to the outflow of Sn is low. Thus, the outflow of solder can be prevented even with an epoxy resin which is so designed that it becomes somewhat soft even when a filler is added. From the result of FIG. 13, in assuming that the complete melting of Sn occurs and that a modulus of elasticity of the resin in inverse proportion to the volume expansion ratio is allowed, the allowable modulus of elasticity of the resin becomes 500 MPa. Actually, the effect of the reaction of Cu particles can be expected, so that it is expected that no outflow occurs even with a resin having a high modulus of elasticity. In a case where the use of an epoxy resin is possible, the dividing of a substrate can be mechanically performed, and it becomes unnecessary to make cuts in the resin by means of a laser, or other system, so that the productivity and efficiency are also improved. [0107]
  • The above module mounting can also be applied to other ceramic substrates, organic metal-core substrates and built-up substrates. Furthermore, the chip element can be bonded both in a face-up manner and in a face-down manner. As regards the module, the invention can also be applied to surface-acoustic-wave (SAW) modules, power MOSIC modules, memory modules, multichip modules, etc. [0108]
  • [0109] Embodiment 14
  • Next, there is described an example of application of the invention to the resin package of a high-output chip such as a motor-driver IC. FIG. 14([0110] a) is a plan view of the high-output resin package in which a lead frame 51 and a thermal-diffusion plate 52 are bonded together and caulked. FIG. 14(b) is a sectional view of the package. FIG. 14(c) is a partially enlarged view of a circle portion in FIG. 14(b). In this example, a semiconductor chip 25 is bonded to a thermal-diffusion plate (heat sink) 52 by use of the solder paste relating to the invention. The lead 51 and the terminals of the semiconductor chip 25 are bonded together by wire bonding and are resin encapsulated. The lead is made of a Cu-base material.
  • FIG. 15 is a flow chart of the steps of the high-output resin package. First, onto the [0111] lead frame 51 and the thermal-diffusion plate 52 both joined by caulking is die-bonded a semiconductor chip 25 by supplying a solder paste 3. The semiconductor chip 25 bonded by the die bonding is further wire bonded, as shown in the figure, by means of the lead 51, a gold wire 8. After that, the resin encapsulation is performed and the Sn-base solder plating is performed after the dam cutting. Then, lead-cutting and lead-forming are performed, the cutting of the thermal-diffusion plate being performed, whereby the package is completed. The back-side pads of the chip can be metallized by a material usually used, such as Cr—Ni—Au, Cr—Cu—Au and Ti—Pt—Au. Even in a case where the Au content is large, good results are obtained insofar as a Au-rich compound having a high Au—Sn melting point is formed. As regards the die bonding, it is performed by means of a resistance heating body with an initial pressure of 1 kgf, at 300° C. for 5 seconds after the supply of the solder by printing.
  • For a large chip, it is preferred that, in the case of an especially hard Zn—Al-base solder, high reliability be ensured by adding rubber and a low-expansion filler. [0112]
  • [0113] Embodiment 15
  • FIG. 16([0114] a) to FIG. 16(d) show, regarding examples of BGA and CSP, a package of a chip 25 and a junction substrate 14 which package is obtained by the temperature-hierarchical bonding of the Pb-free solder by use of Cu balls 80 capable of keeping a strength even at 270° C. Conventionally, the temperature-hierarchical bonding was performed by use of high melting Pb-(5-10)Sn solders for bonding a chip and a ceramic junction substrate together. However, when Pb-free solders are to be used, there is no means that replace the conventional one. Therefore, there is provided such a structure as, by use of a Sn base solder and a compound occurring thereby, a bonded portion is not melted at the time of the reflow to thereby maintain a bonding strength even when the portion of the solder is melted. FIG. 16(a) shows a sectional model of BGA/CSP, in which an organic substrate such as a built-up substrate was used as the junction substrate although a built-up substrate, metal-core substrate, ceramic substrate etc., can be considered. As regards the shape of a bump, there are a ball bump (FIG. 16(b)), a wire bond bump (FIG. 16(c)) and a Cu-plated bump of a readily deformable structure (FIG. 16(d)). The external connection terminals are Cu pads or Sn—Ag—Cu-base solder portions 30 fed through balls or paste on Ni/Au-plating portions 83.
  • In the case shown in FIG. 16([0115] a), it becomes possible to obtain bonding capable of withstanding the reflow by the steps of: feeding Sn onto a thin-film pads 82 on the side of the Si chip 25 by means of vapor deposition, plating, a paste, or the composite paste including metal balls and solder balls; thermally pressure-bonding thereto metal balls 80 such as balls of Cu, Ag, Au, or Au-plated Al balls, or metallized organic resin balls to thereby form an intermetallic compound 84 with Sn at contact portions 84 in contact with the thin-film pad material (Cu, Ni, Ag) or in the vicinity of this contact portion. Next, the ball pads formed on the above chip is positioned on the pads of a junction substrate (an Al2O3, AlN, an organic, a built-up substrate or a metal-core substrate), to which pads a paste comprising metal balls, a solder (Sn, Sn—Ag, Sn—Ag—Cu, Sn—Cu, or those containing at least one of In, Bi and Zn) and balls is supplied beforehand, and is thermally pressure-bonded, whereby similarly a compound 84 of the pads 83 of the junction-substrate and Sn is formed to thereby make it possible to provide a structure capable of withstanding 280° C. Even when the bump height varies, the variation is compensated for by the composite paste. Thus, it becomes possible to obtain BGA or CSP or high reliability in which stress burden to each of the solder bumps and to the Si chip pads is small with the result that the service life of the bumps is increased and in which, for the protection against mechanical impact, the filling is formed with a solvent-free resin 81 superior in fluidity having Young's modulus in the range of 50 to 15000 Mpa and a coefficient of thermal expansion of 10 to 60×10−6/° C.
  • The processes of FIG. 16([0116] b) to FIG. 16(d) are described below.
  • FIG. 17([0117] a) to FIG. 17(c) show a bonding process for bonding the Si chip 25 and the junction substrate 14 together, by the system of the Cu ball 80 shown in FIG. 16(b). Although the electrode terminals 82 on the chip 20 are made of Ti/Pt/Au in this case, the material is not limited to the Ti/Pt/Au. In the stage of wafer process, an Sn plating, an Sn—Ag—Cu-base solder or a composite paste 85 containing metal balls and solder balls is fed to the thin-film pads 82 formed on each chip. Au is provided mainly for the prevention of surface oxidation and is as thin as not more than 0.1 μm. Therefore, Au dissolves in the solder in a solid solution state after melting. As regards the Pt—Sn compound layers, there are present various compounds such as Pt3Sn and PtSn2. When the diameter of the ball 80 is large, it is desirable to adopt a printing method capable of supplying a thick solder 85 for fixing the balls. Alternatively, balls which are solder plated beforehand may be used.
  • FIG. 17([0118] a) shows a state in which a 150-μm metal ball (Cu ball) 80 is positioned and fixed by a metal-mask guide after the application of a flux 4 onto the terminal plated with Sn 23. To ensure that all balls on the wafer or chip come into positive contact with the central part of the thin-film pads 82, melting under pressure is performed at 290° C. for 5 seconds by means of a flat pulse-current resistance heating body, or other means. Due to size variations of Cu balls in the chip, some balls do not come into contact with the pad portions, however, in a case where these balls are close to the pad portions, the possibility of the forming of an alloy layer becomes high, although this depends on the plastic deformation of Cu at high temperatures. Even if there are a few bumps which are in contact with the pad portions via an Sn layer without the forming of the alloy layer, there is no problem insofar as the majority of the bumps form the alloy layer. In the case of the composite paste 34, even when the Cu ball 80 does not come into contact with the pad portion, the pad portions are connected to the Cu ball by the alloy layer formed after the bonding and the strength is ensured even at high temperatures.
  • The section of the electrode portion after melting is shown in FIG. 17([0119] b). The Cu ball comes into contact with the terminal, and a contact portion 84 is bonded by compounds of Pt—Sn and Cu—Sn. Even in a case where the contact portions are not bonded completely by the compounds, the alloy layer grows because of heating or pressurization, in succeeding steps with the resut that the joining thereof is achieved. Although Sn fillets are formed in the surrounding area, Sn often does not always wet to spread on the whole Cu. After the bonding of the ball, cleaning is performed for each wafer or chip (in the case of a wafer, the wafer is cut for each chip), the back side of the chip being then attracted by means of the pulse-current resistance heating body, the ball terminal being positioned and fixed to a composite past 36 formed on the electrode terminal 83 of a built-up junction substrate 14, and melting under pressure is performed at 290° C. for 5 seconds while spraying a nitrogen gas. A flux may be used when no resin-filling is performed in the succeeding step.
  • FIG. 17([0120] c) shows a section after the melting under pressure. From the electrode terminal 82 on the chip side to the electrode terminal 83 on the junction substrate side, all of the high-melting metals and the intermetallic compounds 41 are connected to each other in succession, so that no exfoliation occurs even in the succeeding reflow step. Due to height variations of the ball bumps, some bumps do not come into contact with the pads on the junction substrate. However, because these ball bumps are connected by the intermetallic compounds 84, there occurs no problem even during the reflow.
  • FIG. 16([0121] c) shows an example in which a wire bonding terminal (Cr/Ni/Au) 48 on the Si chip side and a wire bumping terminal 86 of Cu, Ag or Au, or other materials, are bonded together by thermal pressure bonding (in some cases, an ultrasonic wave may be applied thereto). The feature of the wire bumping terminal are its shape deformed by capillaries and its torn neck portion. Although height variations in the torn neck portion are large, in some of them the irregular heights are made to be flat during the 1pressurization and, since it is bonded by the mixture paste, there occurs no problem. As the material for the wire bumping terminal, there are materials of Au, Ag, Cu and Al which wet well with Sn and are soft. In the case of Al, the use is limited to solders which wet with Sn and the range of the selection is narrow, however, it is possible to use Al. Similarly to the case shown in FIG. 16(b), since the cleaning of a narrow gap causes diifficulties in operation, it is made to be a premise that a non-cleaning process is used. After the positioning, it becomes possible to similarly form the intermetallic compound 84 of both of Sn and the pad of the junction substrate by performing thermal pressure bonding while spraying a nitrogen gas, an intermetallic compound 41 of the junction substrate electrode with Sn can be formed similarly, so that a bonding structure capable of withstanding 280° C. can be obtained similar to the case of FIG. 16(b).
  • The process for producing the structure of FIG. 16([0122] d) is shown in FIGS. 18(a) and 18(b). The process is a system in which, in the wafer process, the relocation is performed by a Cu terminal 87 and a polyimide insulating film 90 on a semiconductor device of Si chip 25 and in which bumps are then formed by Cu plating 88. By use of a photoresist 89 and Cu-plating technology there is provided a Cu-plated bump structure 91 which is not a simple bump but has a thin neck portion readily deformable under stresses in a plane direction. FIG. 18(a) is a sectional drawing of a model formed in the wafer process, in which, in order to ensure that no stress concentration occurs on the relocated terminal, a readily deformable structure is formed by use of the photoresist 89 and plating and thereafter the photoresist is removed so that a Cu bump may be formed. FIG. 18(b) shows the section of a bonding portion formed between the Cu bump 91 and the Cu terminal through the intermetallic compound 84 of Cu6Sn5 by the steps of coating the junction substrate 14 with a composite paste of Cu and Sn, positioning the Cu bump 91 of the chip, and pressurizing and heating it (at 290° C. for 5 seconds) in a nitrogen atmosphere without using a flux.
  • Embodiment 16 [0123]
  • Next, to examine an appropriate range of the ratio of the metal balls included in the solder paste (Cu was selected as a representative component) to solder balls (Sn was selected as a representative component), the weight ratio of Sn to Cu (Sn/Cu) was varied. The result of the examination is shown in FIG. 19. As regards a method of evaluation, the section of a bonding portion after the reflow was observed and appropriate amounts of the mixed components were examined from the states of the contact and/or the approaching of Cu particles. The flux used here was a usual non-cleaning type. As regrads the particle sizes of Cu and Sn, relatively large particles of 20 to 40 μm were used. As the result, it is found that the Sn/Cu ratio range is preferably in the range of 0.6 to 1.4 and more preferably 0.8 to 1.0. Unless the particle size is 50 μm or less at most, it is impossible to adapt to the fine design (regarding the pitch, the diameter of each of the teminals, and the space therebetween), and the level of 20 to 30 μm is readily used. The fine particles of 5 to 10 μm is also used as particle size that provide a margin with respect to the above fine design. However, in the case of an excessively fine size, since the surface area increases and since the reducing capability of the flux is limited, there occur such problems as the solder balls remain and as the characteristic of the softness of Sn is lost due to the acceleration of the Cu—Sn alloying. The solder (Sn) does not relate to particle size because it eventually melts, however, it is necessary that in a paste state, Cu and Sn be uniformly dispersed, so that it is basic to make the particle size of the two be in the same level. Further, it is necessary to plate the surfaces of the Cu particles with Sn to a coating thickness of about 1 μm so that the solder becomes wettable. This enables the burden on a flux to be reduced. [0124]
  • In order to reduce the rigidity of the composite solder, it is effective to disperse among the metal and solder balls the soft, metallized plastic balls. In particular, in the case of a hard metal, this is effective in improving the reliability because the soft plastic balls act to reduce the deformation and thermal impact. Similarly, by dispersing substances of low thermal expansion, such as invar, silica, AlN and SIC, which are metallized in the composite solder, stresses in the joint can be reduced, so that the high reliability can be expected. Incidentally, the alloy is noted as a new material that lowers the melting points, not for reasons of the mechanical properties, however, because the alloy is in general a hard material, it can be improved by dispersing the soft metal balls, such as metallized Al or the plastic balls. [0125]
  • The effects obtained by the representative essential features of the invention are briefly described below. According to the invention, it is possible to provide the solder capable of maintaining strength at high temperatures in the temperature-hierarchical bonding. Further, according to the invention, it is possible to provide a method of temperature-hierarchical bonding in which the solder capable of maintaining strength at high temperatures is used. Moreover, according to the invention, it is possible to provide the electronic device which is bonded by use of the solder capable of maintaining strength at high temperatures. [0126]

Claims (20)

What is claimed is:
1. A solder comprising balls selected from the group consisting of Sn balls and In balls, and metal balls having a melting point higher than that of each of the Sn balls and the In balls.
2. A solder according to claim 1 wherein the metal balls comprise Cu balls.
3. A solder according to claim 1 wherein the metal balls comprise Al balls.
4. A solder according to claim 1 wherein the metal balls comprise Ag balls.
5. A solder according to claim 1 wherein the metal balls comprise Au balls.
6. A solder according to claim 1 wherein the metal balls comprise balls of one kind selected from the group consisting of Cu balls, Cu—Sn alloy balls, Ni—Sn alloy balls, Zn—Al based alloy balls, and Au—Sn based alloy balls.
7. A solder according to claim 1 further comprising plastic balls.
8. A solder according to claim 1 further comprising metallized particles of at least one kind selected fomi the group consisting of invar, silica, alumina, AlN, and SiC.
9. A solder according to claim 1 further comprising Bi.
10. A solder according to claim 1, substantially all of said metal balls being provided on a surface thereof with a coating of a metal selected from the group consisting of Sn and a Sn alloy.
11. A solder according to claim 1, substantially of said metal balls having a size ranging from 5 μm to 10 μm.
12. A solder according to claim 1, substantially of said metal balls having a size ranging from 20 μm to 40 μm.
13. A solder according to claim 1, a weight ratio of said Sn balls or In balls to said metal balls being in a range of about 0.6 to 1.4.
14. A solder according to claim 1, a weight ratio of said Sn balls or In balls to said metal balls being in a range of about 0.8 to 1.0.
15. A solder according to claim 1, said Sn balls or In balls having a melting point lower than that of a Sn—Ag—Cu-based solder, said metal balls having a melting point higher than that of said An—Ag—Cu-based solder.
16. A solder comprising Cu balls and Sn balls, said solder coming to have, at a temperature not less than the melting point of Sn, compounds including Cu6Sn5 so that said Cu balls are bonded to each other by said compounds including Cu6Sn5.
17. A solder comprising Cu balls and Sn balls, said Cu balls making, at a time when said Sn ball is melted, spaces defined among said Cu balls which spaces are filled with said molten Sn, said solder coming to contain, at this time, compounds including Cu6Sn5 present on at least a part of a surface of substantially all of said Cu balls so that said Cu balls are bonded to each other by said compounds including Cu6Sn5.
18. A solder according to claim 16, substantially all of said Cu balls having a size ranging from 5 μm to 10 μm.
19. A solder according to claim 16, substantially all of said Cu balls having a size ranging from 20 μm to 40 μm.
20. A solder according to claim 16, a weight ratio of said Sn balls to said Cu balls being in a range of about 0.6 to 1.4.
US10/104,108 2000-06-12 2002-03-22 Electronic device Abandoned US20020114726A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US10/104,108 US20020114726A1 (en) 2000-06-12 2002-03-22 Electronic device
US11/399,856 US8022551B2 (en) 2000-06-12 2006-04-07 Solder composition for electronic devices

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
JP2000-180719 2000-06-12
JP2000180719 2000-06-12
JP2000396905 2000-12-25
JP2000-396905 2000-12-25
US09/880,733 US7075183B2 (en) 2000-06-12 2001-06-13 Electronic device
US10/104,108 US20020114726A1 (en) 2000-06-12 2002-03-22 Electronic device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/880,733 Continuation US7075183B2 (en) 2000-06-12 2001-06-13 Electronic device

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/399,856 Continuation US8022551B2 (en) 2000-06-12 2006-04-07 Solder composition for electronic devices

Publications (1)

Publication Number Publication Date
US20020114726A1 true US20020114726A1 (en) 2002-08-22

Family

ID=26594053

Family Applications (4)

Application Number Title Priority Date Filing Date
US09/880,733 Expired - Fee Related US7075183B2 (en) 2000-06-12 2001-06-13 Electronic device
US10/104,826 Expired - Fee Related US7259465B2 (en) 2000-06-12 2002-03-22 Semiconductor device with lead-free solder
US10/104,108 Abandoned US20020114726A1 (en) 2000-06-12 2002-03-22 Electronic device
US11/399,856 Expired - Fee Related US8022551B2 (en) 2000-06-12 2006-04-07 Solder composition for electronic devices

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US09/880,733 Expired - Fee Related US7075183B2 (en) 2000-06-12 2001-06-13 Electronic device
US10/104,826 Expired - Fee Related US7259465B2 (en) 2000-06-12 2002-03-22 Semiconductor device with lead-free solder

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11/399,856 Expired - Fee Related US8022551B2 (en) 2000-06-12 2006-04-07 Solder composition for electronic devices

Country Status (4)

Country Link
US (4) US7075183B2 (en)
JP (5) JP3414388B2 (en)
KR (3) KR100428277B1 (en)
TW (3) TWI248842B (en)

Cited By (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030141342A1 (en) * 2002-01-07 2003-07-31 Ryoichi Kurata Minute copper balls and a method for their manufacture
US20030224197A1 (en) * 2002-03-08 2003-12-04 Hitachi, Ltd. Solder
US20040007384A1 (en) * 2002-03-08 2004-01-15 Hitachi, Ltd. Electronic device
US20040100832A1 (en) * 2002-09-05 2004-05-27 Kentaro Nakajima Magnetic memory device
US20040099932A1 (en) * 2002-11-27 2004-05-27 Motorola, Inc. Thin GaAs die with copper back-metal structure
US20050093164A1 (en) * 2003-10-24 2005-05-05 Martin Standing Paste for forming an interconnect and interconnect formed from the paste
WO2005041266A2 (en) 2003-10-24 2005-05-06 International Rectifier Corporation Semiconductor device package utilizing proud interconnect material
US20060044098A1 (en) * 2002-12-09 2006-03-02 Matsushita Electric Industrial Co., Ltd. Electronic part with external electrode
WO2006116280A2 (en) * 2005-04-22 2006-11-02 International Rectifier Corporation Chip-scale package
US20060267183A1 (en) * 2005-04-22 2006-11-30 International Rectifier Corporation Use of solder paste for heat dissipation
CN100454529C (en) * 2003-10-24 2009-01-21 国际整流器公司 Paste for forming an interconnect and interconnect formed from the paste
WO2009038565A1 (en) * 2007-09-21 2009-03-26 Agere Systems, Inc. Soldering method and related device for improved resistance to brittle fracture
US20090139608A1 (en) * 2005-04-01 2009-06-04 Asahi Kasei Emd Corporation Conductive Filler and Solder Material
US20100059244A1 (en) * 2007-03-05 2010-03-11 Kyocera Corporation Microstructure Apparatus and Method for Manufacturing Microstructure Apparatus
US20110182041A1 (en) * 2010-01-28 2011-07-28 Tdk Corporation Lead-free solder and electronic component built-in module
CN102489893A (en) * 2010-12-31 2012-06-13 广东中实金属有限公司 SnZn-based lead-free brazing alloy
CN102489892A (en) * 2010-12-31 2012-06-13 广东中实金属有限公司 SnZn-based lead-free brazing filler metal containing Cr
US8418910B2 (en) 2011-02-17 2013-04-16 Fujitsu Limited Electroconductive bonding material, method for bonding conductor, and method for manufacturing semiconductor device
US20140356055A1 (en) * 2012-03-05 2014-12-04 Murata Manufacturing Co., Ltd. Joining method, joint structure and method for producing the same
US9044816B2 (en) 2009-09-03 2015-06-02 Murata Manufacturing Co., Ltd. Solder paste, joining method using the same and joined structure
US9105987B2 (en) 2011-02-09 2015-08-11 Murata Manufacturing Co., Ltd. Connection structure
US20160082552A1 (en) * 2013-06-20 2016-03-24 Mitsubishi Electric Corporation Zn based lead-free solder and semiconductor power module
US9381595B2 (en) * 2014-10-29 2016-07-05 Tdk Corporation Pb-free solder and electronic component built-in module
CN105873713A (en) * 2014-01-07 2016-08-17 株式会社村田制作所 Method for joining structural material, joining sheet, and joint structure
US9756728B2 (en) 2012-08-31 2017-09-05 Panasonic Intellectual Property Management Co., Ltd. Component-mounted structure
CN107335879A (en) * 2017-06-21 2017-11-10 深圳市汉尔信电子科技有限公司 A kind of method for packing of face array
US9987710B2 (en) 2013-04-09 2018-06-05 Senju Metal Industry Co., Ltd. Solder paste
US10050355B2 (en) 2010-11-19 2018-08-14 Murata Manufacturing Co., Ltd. Conductive material, bonding method using the same, and bonded structure
CN112372174A (en) * 2020-09-24 2021-02-19 南昌航空大学 High-temperature-resistant composite solder, soldering paste, soldering method of soldering paste and electronic substrate
US20220395934A1 (en) * 2018-10-31 2022-12-15 Robert Bosch Gmbh Mixed Alloy Solder Paste, Method of Making the Same and Soldering Method
US11764183B2 (en) 2018-11-08 2023-09-19 Mitsubishi Electric Corporation Joint structure, semiconductor device, and method of manufacturing same

Families Citing this family (154)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI248842B (en) * 2000-06-12 2006-02-11 Hitachi Ltd Semiconductor device and semiconductor module
US6577018B1 (en) * 2000-08-25 2003-06-10 Micron Technology, Inc. Integrated circuit device having reduced bow and method for making same
AU2002216373A1 (en) * 2000-12-21 2002-07-01 Hitachi Ltd. Solder foil and semiconductor device and electronic device
US6803324B2 (en) * 2001-01-31 2004-10-12 Sony Corporation Semiconductor device and its manufacturing method
JP3800977B2 (en) * 2001-04-11 2006-07-26 株式会社日立製作所 Products using Zn-Al solder
SG102637A1 (en) * 2001-09-10 2004-03-26 Micron Technology Inc Bow control in an electronic package
TW544882B (en) 2001-12-31 2003-08-01 Megic Corp Chip package structure and process thereof
TW584950B (en) 2001-12-31 2004-04-21 Megic Corp Chip packaging structure and process thereof
TW503496B (en) 2001-12-31 2002-09-21 Megic Corp Chip packaging structure and manufacturing process of the same
US6673698B1 (en) 2002-01-19 2004-01-06 Megic Corporation Thin film semiconductor package utilizing a glass substrate with composite polymer/metal interconnect layers
TW517361B (en) * 2001-12-31 2003-01-11 Megic Corp Chip package structure and its manufacture process
JP3687610B2 (en) * 2002-01-18 2005-08-24 セイコーエプソン株式会社 Semiconductor device, circuit board, and electronic equipment
JP4270792B2 (en) * 2002-01-23 2009-06-03 富士通株式会社 Conductive material and via hole filling method
US6926955B2 (en) * 2002-02-08 2005-08-09 Intel Corporation Phase change material containing fusible particles as thermally conductive filler
US6873529B2 (en) * 2002-02-26 2005-03-29 Kyocera Corporation High frequency module
WO2003079407A2 (en) * 2002-03-12 2003-09-25 Fairchild Semiconductor Corporation Wafer-level coated copper stud bumps
JP2003304065A (en) * 2002-04-08 2003-10-24 Sony Corp Circuit board device, its manufacturing method, semiconductor device, and method of manufacturing the same
US20040084508A1 (en) * 2002-10-30 2004-05-06 Advanpack Solutions Pte. Ltd. Method for constraining the spread of solder during reflow for preplated high wettability lead frame flip chip assembly
KR20040060123A (en) * 2002-12-30 2004-07-06 동부전자 주식회사 Method for packaging semiconductor device
KR100638104B1 (en) * 2003-03-05 2006-10-25 학교법인 포항공과대학교 Method for preparing colloid solution containing iron oxide nanoparticles
WO2004090942A2 (en) * 2003-04-01 2004-10-21 Aguila Technologies, Inc. Thermally conductive adhesive composition and process for device attachment
US6917113B2 (en) * 2003-04-24 2005-07-12 International Business Machines Corporatiion Lead-free alloys for column/ball grid arrays, organic interposers and passive component assembly
JP2005044979A (en) * 2003-07-28 2005-02-17 Nippon Steel Corp Wafer storage method and bump formation method
JP2005118984A (en) * 2003-09-25 2005-05-12 Kagawa Industry Support Foundation Fine particle arrangement control method and its device
KR100568006B1 (en) * 2003-12-12 2006-04-07 삼성전자주식회사 Forming Method for Concave Solder Bump Structure of Flip Chip Package
DE602005005733T2 (en) * 2004-02-20 2009-05-28 Tanaka Kikinzoku Kogyo K.K. Joining method by means of an Au-Sn brazing material whose thickness i.a. depends on the Sn content
JP4639607B2 (en) * 2004-03-04 2011-02-23 日立金属株式会社 Method for producing lead-free solder material and Pb-free solder material
JP2005277355A (en) * 2004-03-26 2005-10-06 Sanyo Electric Co Ltd Circuit device
JP4856362B2 (en) 2004-05-20 2012-01-18 Ｔｄｋ株式会社 High voltage ceramic capacitor
JP4660259B2 (en) * 2004-06-10 2011-03-30 三洋電機株式会社 Manufacturing method of semiconductor device
US7393771B2 (en) * 2004-06-29 2008-07-01 Hitachi, Ltd. Method for mounting an electronic part on a substrate using a liquid containing metal particles
US7446399B1 (en) * 2004-08-04 2008-11-04 Altera Corporation Pad structures to improve board-level reliability of solder-on-pad BGA structures
JP3905100B2 (en) * 2004-08-13 2007-04-18 株式会社東芝 Semiconductor device and manufacturing method thereof
JP4524454B2 (en) * 2004-11-19 2010-08-18 ルネサスエレクトロニクス株式会社 Electronic device and manufacturing method thereof
US20060108672A1 (en) * 2004-11-24 2006-05-25 Brennan John M Die bonded device and method for transistor packages
US20080001288A1 (en) * 2004-11-25 2008-01-03 Yoshimichi Sogawa Semiconductor Device and Manufacturing Method Thereof, Semiconductor Package, and Electronic Apparatus
US7821129B2 (en) * 2004-12-08 2010-10-26 Agilent Technologies, Inc. Low cost hermetic ceramic microcircuit package
JP2006167735A (en) * 2004-12-14 2006-06-29 Hitachi Ltd Manufacturing method for equipment and structural material or the like
KR100695116B1 (en) * 2004-12-27 2007-03-14 삼성전기주식회사 Solder for device package
US7390735B2 (en) * 2005-01-07 2008-06-24 Teledyne Licensing, Llc High temperature, stable SiC device interconnects and packages having low thermal resistance
EP1837119B1 (en) * 2005-01-11 2015-02-11 Murata Manufacturing Co., Ltd. Solder paste and electronic device
US20080160309A1 (en) * 2005-02-09 2008-07-03 Takashi Kubota Electrically Conductive Fine Particles, Anisotropic Electrically Conductive Material, and Electrically Conductive Connection Method
JP4344707B2 (en) * 2005-02-24 2009-10-14 株式会社ルネサステクノロジ Semiconductor device and manufacturing method thereof
JP4891556B2 (en) * 2005-03-24 2012-03-07 株式会社東芝 Manufacturing method of semiconductor device
JP4573167B2 (en) * 2005-03-30 2010-11-04 日立金属株式会社 Brazing material sheet
JP4667103B2 (en) * 2005-04-01 2011-04-06 旭化成イーマテリアルズ株式会社 Conductive filler and low-temperature solder material
JP2006352008A (en) * 2005-06-20 2006-12-28 Nec Electronics Corp Semiconductor device and circuit substrate
KR100702970B1 (en) * 2005-07-06 2007-04-03 삼성전자주식회사 semiconductor package having dual interconnection form and manufacturing method thereof
JP4651093B2 (en) * 2005-07-21 2011-03-16 株式会社豊田中央研究所 Metal electrode / ceramic bonded body and manufacturing method thereof
WO2007023284A1 (en) * 2005-08-24 2007-03-01 Fry's Metals Inc. Reducing joint embrittlement in lead-free soldering processes
JP2007073593A (en) * 2005-09-05 2007-03-22 Kyocera Chemical Corp Semiconductor device and method of manufacturing same
TW200713472A (en) * 2005-09-19 2007-04-01 Analog Integrations Corp Polymer material and local connection structure of chip
JP2007103462A (en) 2005-09-30 2007-04-19 Oki Electric Ind Co Ltd Bonding structure of terminal pad and solder, semiconductor device having the same, and its manufacturing method
JP4728776B2 (en) * 2005-10-31 2011-07-20 古河電気工業株式会社 Circuit board with bus bar
US8733620B2 (en) * 2005-12-08 2014-05-27 Intel Corporation Solder deposition and thermal processing of thin-die thermal interface material
TWI296839B (en) * 2006-03-15 2008-05-11 Advanced Semiconductor Eng A package structure with enhancing layer and manufaturing the same
JP2007275959A (en) * 2006-04-10 2007-10-25 Seiko Epson Corp Lead-free solder paste and mounting structure
KR101233926B1 (en) * 2006-04-26 2013-02-15 센주긴조쿠고교 가부시키가이샤 Solder paste
DE102006023088A1 (en) * 2006-05-16 2007-07-26 Infineon Technologies Ag Power semiconductor component has power semiconductor chip arranged on region of flat conductor frame planned as chip pads, power semiconductor chip is connected with chip pad by plumb bob layer
US7767032B2 (en) * 2006-06-30 2010-08-03 W.C. Heraeus Holding GmbH No-clean low-residue solder paste for semiconductor device applications
EP2047943A4 (en) 2006-07-05 2012-12-19 Fuji Electric Co Ltd Cream solder and method of soldering electronic part
JP2008047971A (en) * 2006-08-10 2008-02-28 Hitachi Ltd Array-type ultrasonic probe and flaw detecting device
JP4182996B2 (en) * 2006-08-10 2008-11-19 ソニー株式会社 Electronic device and manufacturing method thereof
US7816250B2 (en) * 2006-09-29 2010-10-19 Intel Corporation Composite solder TIM for electronic package
US20080079175A1 (en) * 2006-10-02 2008-04-03 Michael Bauer Layer for chip contact element
JP5004549B2 (en) * 2006-10-27 2012-08-22 新光電気工業株式会社 Method for mounting electronic component on substrate and method for forming solder surface
GB2444775B (en) * 2006-12-13 2011-06-08 Cambridge Silicon Radio Ltd Chip mounting
US20080311360A1 (en) * 2006-12-18 2008-12-18 Koa Corporation Thick film circuit component and method for manufacturing the same
KR20090094019A (en) * 2006-12-25 2009-09-02 산요오도꾸슈세이꼬 가부시키가이샤 Lead-free solder material and method of producing the same
JP5253794B2 (en) 2006-12-25 2013-07-31 山陽特殊製鋼株式会社 Lead-free bonding material and manufacturing method thereof
EP2121231A4 (en) * 2007-01-22 2016-12-28 Univ Maryland High temperature solder materials
JP4703581B2 (en) * 2007-01-30 2011-06-15 旭化成イーマテリアルズ株式会社 Conductive filler and solder paste
KR101489325B1 (en) 2007-03-12 2015-02-06 페어차일드코리아반도체 주식회사 Power module with stacked flip-chip and method of fabricating the same power module
US9084377B2 (en) * 2007-03-30 2015-07-14 Stats Chippac Ltd. Integrated circuit package system with mounting features for clearance
US7786001B2 (en) * 2007-04-11 2010-08-31 International Business Machines Corporation Electrical interconnect structure and method
US7786602B2 (en) * 2007-06-06 2010-08-31 The Boeing Company Patterned die attach and packaging method using the same
JP5067030B2 (en) * 2007-06-15 2012-11-07 三菱電機株式会社 Semiconductor device and manufacturing method thereof
US8043893B2 (en) * 2007-09-14 2011-10-25 International Business Machines Corporation Thermo-compression bonded electrical interconnect structure and method
US7868457B2 (en) * 2007-09-14 2011-01-11 International Business Machines Corporation Thermo-compression bonded electrical interconnect structure and method
US20090079082A1 (en) * 2007-09-24 2009-03-26 Yong Liu Bonding pad structure allowing wire bonding over an active area in a semiconductor die and method of manufacturing same
US8178956B2 (en) * 2007-12-13 2012-05-15 Stats Chippac Ltd. Integrated circuit package system for shielding electromagnetic interference
JP5495093B2 (en) * 2008-01-17 2014-05-21 日産自動車株式会社 Joining method and structure of dissimilar metals
US20100068552A1 (en) * 2008-03-31 2010-03-18 Infineon Technologies Ag Module including a stable solder joint
US7821130B2 (en) * 2008-03-31 2010-10-26 Infineon Technologies Ag Module including a rough solder joint
JP5155890B2 (en) * 2008-06-12 2013-03-06 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
JP2012523091A (en) * 2009-04-02 2012-09-27 オーメット サーキッツ インク Conductive composition comprising mixed alloy filler
US8397380B2 (en) * 2009-06-01 2013-03-19 Taiwan Semiconductor Manufacturing Company, Ltd. Controlling warpage in BGA components in a re-flow process
WO2010150297A1 (en) * 2009-06-22 2010-12-29 三菱電機株式会社 Semiconductor package and semiconductor package mounting structure
JP2011009335A (en) * 2009-06-24 2011-01-13 Fujitsu Ltd Solder joint structure, electronic device using the same, and solder joint method
JP5465942B2 (en) * 2009-07-16 2014-04-09 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
JP5646230B2 (en) * 2009-07-22 2014-12-24 山陽特殊製鋼株式会社 Lead-free bonding material and manufacturing method thereof
EP2489072A4 (en) * 2009-10-14 2014-05-28 Lockheed Corp Protective circuit board cover
KR20120096928A (en) * 2009-11-05 2012-08-31 오르멧 서키츠 인코퍼레이티드 Preparation of metallurgic network compositions and methods of use thereof
JP5544465B2 (en) * 2010-02-01 2014-07-09 株式会社ザイキューブ Electronic circuit
EP2365730A1 (en) * 2010-03-02 2011-09-14 Saint-Gobain Glass France Pane with electric connection element
JP2011258837A (en) * 2010-06-10 2011-12-22 Fujitsu Ltd Mounting structure, electronic equipment, stress relaxing member, and manufacturing method thereof
EP2408260A1 (en) 2010-07-13 2012-01-18 Saint-Gobain Glass France Glass pane with electric connection element
JP5700504B2 (en) 2010-08-05 2015-04-15 株式会社デンソー Semiconductor device bonding materials
US8947889B2 (en) 2010-10-14 2015-02-03 Lockheed Martin Corporation Conformal electromagnetic (EM) detector
JP2011062752A (en) * 2010-10-26 2011-03-31 Asahi Kasei E-Materials Corp Conductive filler, and low-temperature solder material
TWI461252B (en) 2010-12-24 2014-11-21 Murata Manufacturing Co A bonding method, a bonding structure, an electronic device, an electronic device manufacturing method, and an electronic component
JP5146627B2 (en) 2011-02-15 2013-02-20 株式会社村田製作所 Multilayer wiring board and manufacturing method thereof
PT2708092T (en) 2011-05-10 2020-02-21 Saint Gobain Pane having an electrical connection element
PT2708091T (en) 2011-05-10 2018-03-23 Saint Gobain Disk having an electric connecting element
PT2708093T (en) 2011-05-10 2020-02-21 Saint Gobain Pane comprising an electrical connection element
JP2012250239A (en) * 2011-05-31 2012-12-20 Asahi Kasei E-Materials Corp Metal filler, solder paste, and connected structure
JP2013000359A (en) * 2011-06-16 2013-01-07 Toshiba Corp Endoscope apparatus and electronic apparatus
EP2756913A4 (en) 2011-09-16 2015-09-23 Murata Manufacturing Co Electroconductive material, and connection method and connection structure using same
KR101283580B1 (en) * 2011-12-14 2013-07-05 엠케이전자 주식회사 Tin-based solder ball and semiconductor package including the same
JP5975377B2 (en) * 2012-02-09 2016-08-23 株式会社弘輝 Metal filler, solder paste, and connection structure
CN104245203B (en) 2012-03-05 2016-10-12 株式会社村田制作所 Joint method, the manufacture method of electronic installation and electronic unit
KR20140098815A (en) 2012-03-05 2014-08-08 가부시키가이샤 무라타 세이사쿠쇼 Bonding method, bond structure, and manufacturing method for same
CN104160463B (en) * 2012-03-05 2017-09-29 株式会社村田制作所 The forming method of electronic unit and electronic unit and the bonded structure of coalesced object thing
US9583453B2 (en) 2012-05-30 2017-02-28 Ormet Circuits, Inc. Semiconductor packaging containing sintering die-attach material
US9005330B2 (en) 2012-08-09 2015-04-14 Ormet Circuits, Inc. Electrically conductive compositions comprising non-eutectic solder alloys
JP2014041980A (en) 2012-08-23 2014-03-06 International Business Maschines Corporation Interface alloy layer improving electromigration (em) resistance at solder joint section
JP6089732B2 (en) * 2013-01-30 2017-03-08 日立金属株式会社 Conductive member connection structure, conductive member connection method, and optical module
JP2014192177A (en) * 2013-03-26 2014-10-06 Ngk Spark Plug Co Ltd Wiring board
JP6061248B2 (en) * 2013-03-29 2017-01-18 国立研究開発法人産業技術総合研究所 Bonding method and semiconductor module manufacturing method
JP6079374B2 (en) * 2013-03-29 2017-02-15 三菱マテリアル株式会社 Solder powder manufacturing method and solder paste using the powder
JP6079375B2 (en) * 2013-03-29 2017-02-15 三菱マテリアル株式会社 Solder powder, method for producing the same, and solder paste using the powder
US20150004750A1 (en) * 2013-06-27 2015-01-01 Stats Chippac, Ltd. Methods of Forming Conductive Materials on Contact Pads
JP6132716B2 (en) * 2013-09-10 2017-05-24 株式会社東芝 Metal particle paste, cured product using the same, and semiconductor device
JP5885351B2 (en) 2013-10-09 2016-03-15 有限会社 ナプラ Junction and electrical wiring
KR101544488B1 (en) * 2013-12-18 2015-08-17 한국원자력연구원 Mount board for surface mount and method of mounting the same of semiconductor sensor
JP2015141932A (en) * 2014-01-27 2015-08-03 京セラ株式会社 Wiring board, and multilayer wiring board with the same
JP5590260B1 (en) * 2014-02-04 2014-09-17 千住金属工業株式会社 Ag ball, Ag core ball, flux coated Ag ball, flux coated Ag core ball, solder joint, foam solder, solder paste, Ag paste and Ag core paste
CN106233005B (en) * 2014-04-18 2018-09-28 株式会社村田制作所 Adherency separation method, the metallic composite of bur
JP2015208765A (en) * 2014-04-28 2015-11-24 三菱電機株式会社 Unleaded solder material, semiconductor device for electric power, and method of manufacturing semiconductor device for electric power
DE102014116030A1 (en) * 2014-11-04 2016-05-04 Infineon Technologies Ag Method for producing a connection and arrangement for a direct connection chip assembly
JP6089243B2 (en) * 2015-05-22 2017-03-08 株式会社弘輝 Manufacturing method of bonded structure
JP6029222B1 (en) 2015-07-08 2016-11-24 有限会社 ナプラ Metal particles, paste, molded body, and laminate
JP6593447B2 (en) * 2015-10-13 2019-10-23 株式会社村田製作所 Resin substrate, component mounting resin substrate, resin substrate manufacturing method, component mounting resin substrate manufacturing method
US9515044B1 (en) 2015-10-14 2016-12-06 Napra Co., Ltd. Electronic device, method of manufacturing the same, metal particle, and electroconductive paste
WO2017086324A1 (en) * 2015-11-16 2017-05-26 株式会社豊田中央研究所 Joining structure and method for manufacturing same
JP6607006B2 (en) * 2015-12-01 2019-11-20 三菱マテリアル株式会社 Solder powder and method for preparing solder paste using the powder
JP6569511B2 (en) * 2015-12-17 2019-09-04 三菱マテリアル株式会社 Bonded body, power module substrate with cooler, and method for manufacturing power module substrate with cooler
KR102420126B1 (en) * 2016-02-01 2022-07-12 삼성전자주식회사 Semiconductor Device
WO2017154330A1 (en) 2016-03-07 2017-09-14 株式会社村田製作所 Joining material and joined body production method
FR3049156B1 (en) * 2016-03-15 2018-04-13 Alstom Transport Technologies ELECTRONIC CARD COMPRISING AN INTERCALAR CIRCUIT IN A MATRIX OF BALLS
GB2569466B (en) * 2016-10-24 2021-06-30 Jaguar Land Rover Ltd Apparatus and method relating to electrochemical migration
KR20190105610A (en) * 2017-01-11 2019-09-17 히타치가세이가부시끼가이샤 Copper pastes, assemblies and semiconductor devices for pressureless bonding
WO2018199259A1 (en) 2017-04-27 2018-11-01 三菱電機株式会社 Semiconductor device, power conversion device, and method for manufacturing semiconductor device
US10586782B2 (en) 2017-07-01 2020-03-10 International Business Machines Corporation Lead-free solder joining of electronic structures
WO2019011890A1 (en) * 2017-07-12 2019-01-17 Abb Schweiz Ag Power semiconductor module
JP2019055414A (en) * 2017-09-21 2019-04-11 トヨタ自動車株式会社 Joint material
US11581239B2 (en) 2019-01-18 2023-02-14 Indium Corporation Lead-free solder paste as thermal interface material
JP2020176331A (en) * 2019-04-22 2020-10-29 パナソニック株式会社 Junction structure and junction material
JP7451103B2 (en) * 2019-07-31 2024-03-18 株式会社村田製作所 Chip-type electronic components, electronic component mounting structures, and electronic component series
DE102019218866A1 (en) * 2019-12-04 2021-06-10 Albert-Ludwigs-Universität Freiburg Method for joining at least a first and a second joining area, joining connection and electronic component and circuit arrangement
CN113275787B (en) * 2020-01-31 2023-05-30 铟泰公司 Lead-free solder paste as thermal interface material
CN111540570B (en) * 2020-06-09 2021-10-29 济宁鲁星电气科技有限公司 Transformer cabinet based on self-feedback uniform heat dissipation
JP7014991B1 (en) 2021-03-31 2022-02-02 千住金属工業株式会社 Preform solder and its manufacturing method, and solder joint manufacturing method
WO2023248664A1 (en) * 2022-06-23 2023-12-28 パナソニックＩｐマネジメント株式会社 Bonding material and bonding structure

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4749594A (en) * 1986-10-17 1988-06-07 Degussa Aktiengesellschaft Method for coating surfaces with hard substances
US5178685A (en) * 1991-06-11 1993-01-12 Mobil Solar Energy Corporation Method for forming solar cell contacts and interconnecting solar cells
US5355016A (en) * 1993-05-03 1994-10-11 Motorola, Inc. Shielded EPROM package
US5427865A (en) * 1994-05-02 1995-06-27 Motorola, Inc. Multiple alloy solder preform
US5795799A (en) * 1995-05-31 1998-08-18 Nec Corporation Method for manufacturing electronic apparatus sealed by concave molded resin enveloper
US5818699A (en) * 1995-07-05 1998-10-06 Kabushiki Kaisha Toshiba Multi-chip module and production method thereof
US5834848A (en) * 1996-12-03 1998-11-10 Kabushiki Kaisha Toshiba Electronic device and semiconductor package
US5928404A (en) * 1997-03-28 1999-07-27 Ford Motor Company Electrical solder and method of manufacturing
US6207259B1 (en) * 1998-11-02 2001-03-27 Kyocera Corporation Wiring board
US6239013B1 (en) * 1998-02-19 2001-05-29 Texas Instruments Incorporated Method for transferring particles from an adhesive sheet to a substrate
US6365973B1 (en) * 1999-12-07 2002-04-02 Intel Corporation Filled solder
US20020100986A1 (en) * 2000-06-12 2002-08-01 Hitachi, Ltd. Electronic device
US6569262B1 (en) * 1999-02-23 2003-05-27 International Business Machines Corporation Lead-free solder powder material, lead-free solder paste and a method for preparing same

Family Cites Families (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07121467B2 (en) * 1986-02-24 1995-12-25 三菱マテリアル株式会社 Method for soldering Si semiconductor element to Cu-based alloy lead frame with little residual thermal strain
JPS62199260A (en) * 1986-02-26 1987-09-02 Hitachi Ltd Brazing method for metal
JP2696508B2 (en) * 1986-12-29 1998-01-14 株式会社 徳力本店 Brazing method for composite brazing material
JPS63309390A (en) * 1987-01-12 1988-12-16 Asahi Chem Ind Co Ltd Soldering paste
JPH02207539A (en) * 1989-02-07 1990-08-17 Sanken Electric Co Ltd Semiconductor device
JPH02292343A (en) * 1989-05-02 1990-12-03 Kuraray Co Ltd Rubber composition
JPH03281093A (en) 1990-03-28 1991-12-11 Mitsubishi Materials Corp Heat resistant and highly airtight solder
JP2560518B2 (en) 1990-06-15 1996-12-04 富士電機株式会社 Method for manufacturing semiconductor device
JPH04371394A (en) 1991-06-18 1992-12-24 New Japan Radio Co Ltd Powder brazing filler metal
JPH05182973A (en) * 1992-01-07 1993-07-23 Fujitsu Ltd Manufacture of semiconductor device
JPH07235565A (en) 1994-02-23 1995-09-05 Toshiba Corp Electronic circuit device
US5520752A (en) 1994-06-20 1996-05-28 The United States Of America As Represented By The Secretary Of The Army Composite solders
JPH08141780A (en) * 1994-11-22 1996-06-04 Sony Corp Solder paste
US6217433B1 (en) 1995-05-16 2001-04-17 Unova Ip Corp. Grinding device and method
JP3173350B2 (en) * 1995-10-04 2001-06-04 住友金属鉱山株式会社 Alloy brazing material
WO1997012718A1 (en) 1995-10-06 1997-04-10 Brown University Research Foundation Soldering methods and compositions
JP3664188B2 (en) 1995-12-08 2005-06-22 株式会社東京精密 Surface processing method and apparatus
US5679055A (en) 1996-05-31 1997-10-21 Memc Electronic Materials, Inc. Automated wafer lapping system
DE69710089T2 (en) 1996-08-16 2002-08-22 Hugh P Craig PRINTABLE COMPOSITIONS AND THEIR APPLICATION ON DIELECTRIC SURFACES FOR THE PRODUCTION OF PRINTED CIRCUITS
JP3226213B2 (en) * 1996-10-17 2001-11-05 松下電器産業株式会社 Solder material and electronic component using the same
JP3446798B2 (en) 1996-11-29 2003-09-16 日本特殊陶業株式会社 Wiring board with bonding bump
JPH10173006A (en) * 1996-12-09 1998-06-26 Hitachi Ltd Semiconductor device and its manufacturing method
JPH10180624A (en) 1996-12-19 1998-07-07 Shin Etsu Handotai Co Ltd Device and method for lapping
US5964646A (en) 1997-11-17 1999-10-12 Strasbaugh Grinding process and apparatus for planarizing sawed wafers
US5980366A (en) 1997-12-08 1999-11-09 Speedfam-Ipec Corporation Methods and apparatus for polishing using an improved plate stabilizer
JPH11186712A (en) 1997-12-24 1999-07-09 Nissan Motor Co Ltd Solder paste and connecting method
US6235996B1 (en) 1998-01-28 2001-05-22 International Business Machines Corporation Interconnection structure and process module assembly and rework
JPH11254185A (en) * 1998-03-10 1999-09-21 Mitsui High Tec Inc Flex joining material
US6132289A (en) 1998-03-31 2000-10-17 Lam Research Corporation Apparatus and method for film thickness measurement integrated into a wafer load/unload unit
JP3187373B2 (en) 1998-07-31 2001-07-11 京セラ株式会社 Wiring board
JP2000052027A (en) 1998-08-11 2000-02-22 Nihon Almit Co Ltd High temperature resistant metal jointing method
JP2000116571A (en) 1998-10-14 2000-04-25 Toto Ltd Resin heating molding
US6377464B1 (en) * 1999-01-29 2002-04-23 Conexant Systems, Inc. Multiple chip module with integrated RF capabilities
JP2000223831A (en) 1999-02-03 2000-08-11 Yuken Kogyo Kk Paste solder for surface mount by bga and method therefor
US6227950B1 (en) 1999-03-08 2001-05-08 Speedfam-Ipec Corporation Dual purpose handoff station for workpiece polishing machine
JP2001009587A (en) 1999-04-27 2001-01-16 Nec Kansai Ltd Brazing material, brazing member, and brazing method
US6366973B1 (en) * 1999-05-03 2002-04-02 3Com Corporation Slave interface circuit for providing communication between a peripheral component interconnect (PCI) domain and an advanced system bus (ASB)
JP2001205476A (en) 2000-01-27 2001-07-31 Sumitomo Metal Mining Co Ltd Alloy brazing filler metal
US6633005B2 (en) * 2001-10-22 2003-10-14 Micro Mobio Corporation Multilayer RF amplifier module

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4749594A (en) * 1986-10-17 1988-06-07 Degussa Aktiengesellschaft Method for coating surfaces with hard substances
US5178685A (en) * 1991-06-11 1993-01-12 Mobil Solar Energy Corporation Method for forming solar cell contacts and interconnecting solar cells
US5355016A (en) * 1993-05-03 1994-10-11 Motorola, Inc. Shielded EPROM package
US5427865A (en) * 1994-05-02 1995-06-27 Motorola, Inc. Multiple alloy solder preform
US5795799A (en) * 1995-05-31 1998-08-18 Nec Corporation Method for manufacturing electronic apparatus sealed by concave molded resin enveloper
US5818699A (en) * 1995-07-05 1998-10-06 Kabushiki Kaisha Toshiba Multi-chip module and production method thereof
US5834848A (en) * 1996-12-03 1998-11-10 Kabushiki Kaisha Toshiba Electronic device and semiconductor package
US5928404A (en) * 1997-03-28 1999-07-27 Ford Motor Company Electrical solder and method of manufacturing
US6239013B1 (en) * 1998-02-19 2001-05-29 Texas Instruments Incorporated Method for transferring particles from an adhesive sheet to a substrate
US6207259B1 (en) * 1998-11-02 2001-03-27 Kyocera Corporation Wiring board
US6569262B1 (en) * 1999-02-23 2003-05-27 International Business Machines Corporation Lead-free solder powder material, lead-free solder paste and a method for preparing same
US6365973B1 (en) * 1999-12-07 2002-04-02 Intel Corporation Filled solder
US20020100986A1 (en) * 2000-06-12 2002-08-01 Hitachi, Ltd. Electronic device
US20020171157A1 (en) * 2000-06-12 2002-11-21 Tasao Soga Electronic device

Cited By (58)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6799711B2 (en) * 2002-01-07 2004-10-05 Senju Metal Industry Co., Ltd. Minute copper balls and a method for their manufacture
US20030141342A1 (en) * 2002-01-07 2003-07-31 Ryoichi Kurata Minute copper balls and a method for their manufacture
US20030224197A1 (en) * 2002-03-08 2003-12-04 Hitachi, Ltd. Solder
US20040007384A1 (en) * 2002-03-08 2004-01-15 Hitachi, Ltd. Electronic device
US6872465B2 (en) * 2002-03-08 2005-03-29 Hitachi, Ltd. Solder
US20060145352A1 (en) * 2002-03-08 2006-07-06 Hitachi, Ltd. Electronic device
US6984867B2 (en) * 2002-09-05 2006-01-10 Kabushiki Kaisha Toshiba Magnetic memory device
US20040100832A1 (en) * 2002-09-05 2004-05-27 Kentaro Nakajima Magnetic memory device
US20040099932A1 (en) * 2002-11-27 2004-05-27 Motorola, Inc. Thin GaAs die with copper back-metal structure
US6870243B2 (en) * 2002-11-27 2005-03-22 Freescale Semiconductor, Inc. Thin GaAs die with copper back-metal structure
US7751174B2 (en) * 2002-12-09 2010-07-06 Matsushita Electric Industrial Co., Ltd. Electronic part with external electrode
US20060044098A1 (en) * 2002-12-09 2006-03-02 Matsushita Electric Industrial Co., Ltd. Electronic part with external electrode
WO2005041266A3 (en) * 2003-10-24 2005-08-25 Int Rectifier Corp Semiconductor device package utilizing proud interconnect material
GB2423736A (en) * 2003-10-24 2006-09-06 Int Rectifier Corp Paste for forming an interconnect and interconnect formed from the paste
CN100454529C (en) * 2003-10-24 2009-01-21 国际整流器公司 Paste for forming an interconnect and interconnect formed from the paste
US20050121784A1 (en) * 2003-10-24 2005-06-09 Martin Standing Semiconductor device package utilizing proud interconnect material
WO2005041266A2 (en) 2003-10-24 2005-05-06 International Rectifier Corporation Semiconductor device package utilizing proud interconnect material
EP1678760A2 (en) * 2003-10-24 2006-07-12 International Rectifier Corporation Semiconductor device package utilizing proud interconnect material
GB2422247A (en) * 2003-10-24 2006-07-19 Int Rectifier Corp Semiconductor device package utilizing proud interconnect material
WO2005041265A3 (en) * 2003-10-24 2005-10-06 Int Rectifier Corp Paste for forming an interconnect and interconnect formed from the paste
US8368223B2 (en) * 2003-10-24 2013-02-05 International Rectifier Corporation Paste for forming an interconnect and interconnect formed from the paste
EP1678760A4 (en) * 2003-10-24 2012-02-01 Int Rectifier Corp Semiconductor device package utilizing proud interconnect material
WO2005041265A2 (en) * 2003-10-24 2005-05-06 International Rectifier Corporation Paste for forming an interconnect and interconnect formed from the paste
US20050093164A1 (en) * 2003-10-24 2005-05-05 Martin Standing Paste for forming an interconnect and interconnect formed from the paste
US7315081B2 (en) 2003-10-24 2008-01-01 International Rectifier Corporation Semiconductor device package utilizing proud interconnect material
US7482681B2 (en) 2003-10-24 2009-01-27 International Rectifier Corporation Semiconductor device package utilizing proud interconnect material
US20090139608A1 (en) * 2005-04-01 2009-06-04 Asahi Kasei Emd Corporation Conductive Filler and Solder Material
US8241436B2 (en) 2005-04-01 2012-08-14 Asahi Kasei Emd Corporation Conductive filler and solder material
WO2006116280A3 (en) * 2005-04-22 2007-04-12 Int Rectifier Corp Chip-scale package
US20060267183A1 (en) * 2005-04-22 2006-11-30 International Rectifier Corporation Use of solder paste for heat dissipation
US7417312B2 (en) 2005-04-22 2008-08-26 International Rectifier Corporation Use of solder paste for heat dissipation
US20060249836A1 (en) * 2005-04-22 2006-11-09 Andy Farlow Chip-scale package
US8466546B2 (en) * 2005-04-22 2013-06-18 International Rectifier Corporation Chip-scale package
WO2006116280A2 (en) * 2005-04-22 2006-11-02 International Rectifier Corporation Chip-scale package
US20100059244A1 (en) * 2007-03-05 2010-03-11 Kyocera Corporation Microstructure Apparatus and Method for Manufacturing Microstructure Apparatus
US8242378B2 (en) 2007-09-21 2012-08-14 Agere Systems Inc. Soldering method and related device for improved resistance to brittle fracture with an intermetallic compound region coupling a solder mass to an Ni layer which has a low concentration of P, wherein the amount of P in the underlying Ni layer is controlled as a function of the expected volume of the solder mass
WO2009038565A1 (en) * 2007-09-21 2009-03-26 Agere Systems, Inc. Soldering method and related device for improved resistance to brittle fracture
US9044816B2 (en) 2009-09-03 2015-06-02 Murata Manufacturing Co., Ltd. Solder paste, joining method using the same and joined structure
US10010980B2 (en) 2009-09-03 2018-07-03 Murata Manufacturing Co., Ltd. Solder paste, joining method using the same and joined structure
US20110182041A1 (en) * 2010-01-28 2011-07-28 Tdk Corporation Lead-free solder and electronic component built-in module
US9258905B2 (en) * 2010-01-28 2016-02-09 Tdk Corporation Lead-free solder and electronic component built-in module
US10362686B2 (en) 2010-01-28 2019-07-23 Tdk Corporation Lead-free solder and electronic component built-in module
US10050355B2 (en) 2010-11-19 2018-08-14 Murata Manufacturing Co., Ltd. Conductive material, bonding method using the same, and bonded structure
CN102489892A (en) * 2010-12-31 2012-06-13 广东中实金属有限公司 SnZn-based lead-free brazing filler metal containing Cr
CN102489893A (en) * 2010-12-31 2012-06-13 广东中实金属有限公司 SnZn-based lead-free brazing alloy
US9105987B2 (en) 2011-02-09 2015-08-11 Murata Manufacturing Co., Ltd. Connection structure
US8418910B2 (en) 2011-02-17 2013-04-16 Fujitsu Limited Electroconductive bonding material, method for bonding conductor, and method for manufacturing semiconductor device
US20140356055A1 (en) * 2012-03-05 2014-12-04 Murata Manufacturing Co., Ltd. Joining method, joint structure and method for producing the same
US9756728B2 (en) 2012-08-31 2017-09-05 Panasonic Intellectual Property Management Co., Ltd. Component-mounted structure
US9987710B2 (en) 2013-04-09 2018-06-05 Senju Metal Industry Co., Ltd. Solder paste
US10350712B2 (en) 2013-04-09 2019-07-16 Senju Metal Industry Co., Ltd. Solder paste
US20160082552A1 (en) * 2013-06-20 2016-03-24 Mitsubishi Electric Corporation Zn based lead-free solder and semiconductor power module
CN105873713A (en) * 2014-01-07 2016-08-17 株式会社村田制作所 Method for joining structural material, joining sheet, and joint structure
US9381595B2 (en) * 2014-10-29 2016-07-05 Tdk Corporation Pb-free solder and electronic component built-in module
CN107335879A (en) * 2017-06-21 2017-11-10 深圳市汉尔信电子科技有限公司 A kind of method for packing of face array
US20220395934A1 (en) * 2018-10-31 2022-12-15 Robert Bosch Gmbh Mixed Alloy Solder Paste, Method of Making the Same and Soldering Method
US11764183B2 (en) 2018-11-08 2023-09-19 Mitsubishi Electric Corporation Joint structure, semiconductor device, and method of manufacturing same
CN112372174A (en) * 2020-09-24 2021-02-19 南昌航空大学 High-temperature-resistant composite solder, soldering paste, soldering method of soldering paste and electronic substrate

Also Published As

Publication number Publication date
JP3414388B2 (en) 2003-06-09
TWI248842B (en) 2006-02-11
JP2002280396A (en) 2002-09-27
KR20030078853A (en) 2003-10-08
JP2002261105A (en) 2002-09-13
US7075183B2 (en) 2006-07-11
JP4788119B2 (en) 2011-10-05
JP2002254194A (en) 2002-09-10
TWI230104B (en) 2005-04-01
JP3966332B2 (en) 2007-08-29
TWI248384B (en) 2006-02-01
KR100428277B1 (en) 2004-04-27
US7259465B2 (en) 2007-08-21
JP2005229113A (en) 2005-08-25
US8022551B2 (en) 2011-09-20
US20020171157A1 (en) 2002-11-21
JP3558063B2 (en) 2004-08-25
KR20010111635A (en) 2001-12-19
US20070031279A1 (en) 2007-02-08
KR100724031B1 (en) 2007-06-04
KR20030078854A (en) 2003-10-08
KR100724030B1 (en) 2007-06-04
JP2005026702A (en) 2005-01-27
US20020100986A1 (en) 2002-08-01

Similar Documents

Publication Publication Date Title
US7259465B2 (en) Semiconductor device with lead-free solder
US6872465B2 (en) Solder
US20060145352A1 (en) Electronic device
US6563225B2 (en) Product using Zn-Al alloy solder
US7722962B2 (en) Solder foil, semiconductor device and electronic device
JP4051893B2 (en) Electronics
JP4096992B2 (en) Manufacturing method of semiconductor module
JP2002301588A (en) Solder foil, semiconductor device and electronic device
JP2002305213A (en) Solder foil, semiconductor device, and electronic device

Legal Events

Date Code Title Description
AS Assignment

Owner name: RENESAS TECHNOLOGY CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HITACHI, LTD.;REEL/FRAME:014620/0720

Effective date: 20030912

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION