US20020138686A1 - Method for programming memory controller in a high performance microprocessor - Google Patents
Method for programming memory controller in a high performance microprocessor Download PDFInfo
- Publication number
- US20020138686A1 US20020138686A1 US09/759,480 US75948001A US2002138686A1 US 20020138686 A1 US20020138686 A1 US 20020138686A1 US 75948001 A US75948001 A US 75948001A US 2002138686 A1 US2002138686 A1 US 2002138686A1
- Authority
- US
- United States
- Prior art keywords
- delay
- dly
- sdram
- clock
- command
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1689—Synchronisation and timing concerns
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1694—Configuration of memory controller to different memory types
Definitions
- This invention relates to programming memory controllers for computer systems.
- a memory controller (MC) driven by a Central Processing Unit (CPU) interacts with an outside memory.
- a CPU in a single integrated circuit chip is often referred to as a microprocessor.
- a memory controller may be outside of the microprocessor chip or it may reside inside.
- An MC resident inside the microprocessor chip can operate at the speed of the processor clock, which indicates the computer speed.
- SDRAM synchronous dynamic random access memory
- the clock for the SDRAM operates at a speed many times lower than the processor clock.
- Computer operations such as the input/output (I/O) operations are synchronized with the processor clock.
- the I/O operations take place around precise digital transitions in logic gates and flip flops constituting digital devices and systems.
- a participating signal e.g., a command signal
- a memory controller in a digital computer typically will have the capability of generating a replica of the processor clock signal delayed by half a time period. This creates a digital time delay unit of half a processor clock period. This digital time delay unit along with the aforementioned analog time delays inherently present in the computer system dictates the programmed design of the MC for reliable input/output operations with the SDRAMs.
- Digital signals for communications between the MC and the SDRAM fall into three categories: clock signals; command signals; and data signals.
- clock signals In a computer system, multiple signal lines constitute both the command and data paths. All communicating I/O signals must be designed to flow in concert in order to produce the right digital transitions at the right time. Precise timing designs of all these signals may be done, for example, by “Firmwire”, which is an embedded software contained in an erasable Programmable Read Only Memory (EPROM) or a flash memory.
- EPROM erasable Programmable Read Only Memory
- the present technique of MC programming design has been to use a spreadsheet to store all possible timing combinations and to manually design suitable solutions. Such exercises are specific for a particular system configuration. This becomes more difficult as the number of time delay elements to be considered increases with the increase in processor clock speed, and design may not be optimized for highest achievable performance. It has become necessary, therefore, to define the design problem with mathematical precision and create a general algorithm to solve it.
- the invention relates to a method for programming a controller of a memory unit comprising: inputting a plurality of initialization parameters of the memory unit; calculating a clock delay and a command delay for each initialization parameter; calculating a set of read command delays for each pair of clock delays and command delays; calculating a set of write command delays for each pair of clock delays and command delays; calculating a system performance for each pair of clock delays and command delays; selecting the initialization parameter that offers the optimum system performance.
- FIG. 1 a is a schematic diagram of a computer system showing a processor interconnected with an external memory controller and a memory (SDRAM).
- SDRAM memory
- FIG. 1 b is a schematic diagram of a computer system showing a processor with an internal memory controller connected to a memory (SDRAM).
- SDRAM memory
- FIG. 2 is a block diagram describing SDRAM access by a memory controller.
- FIG. 3 is a timing diagram describing SDRAM read and write operations.
- FIG. 4 is a timing diagram depicting analog delays of various computer signals.
- FIG. 5 is a timing diagram showing clock and command signal programming.
- FIG. 6 is a timing diagram describing SDRAM read operation.
- FIG. 7 is a timing diagram describing SDRAM write operation.
- FIG. 8 is an algorithmic flowchart describing timing parameter calculations for programming a memory controller in accordance with one embodiment of the invention.
- the present invention relates to methods for programming memory controllers to correctly and optimally perform input/output operations with outside memory like a SDRAM.
- the method of the invention provides systematic analysis of various time delays and time constraints inherently present in the operation of devices and systems like a SDRAM. Deliberate programmable time delays may be introduced at the MC to serve as design elements. One such time delay element is the processor clock time period, which is the smaller digital time unit. The other is the SDRAM clock time period, the larger digital time unit. With these two digital time delay input parameters, along with an analog delay element (SDRAM device parameters and system input parameters involving propagation delays), correct and optimal timings in communications between an MC and a SDRAM are then systematically designed. Exemplary embodiments of this systematic method for programming an MC to provide high speed and efficient input/output operations with an external memory are described below with reference to the attached Figures.
- FIG. 1 a is a schematic diagram of a computer system showing a processor 11 connected ( 13 ) with an external Memory Controller (MC) 15 .
- the MC 15 is connected ( 17 ) to an external memory 19 for input/output operations.
- FIG. 1 b is a schematic diagram of a computer system showing a processor 21 with a memory controller 23 resident in the processor.
- the MC communicates ( 25 ) with the external memory 27 .
- the MC By having the MC inside the microprocessor chip allows the MC to operate at the processor clock speed.
- the MC then could be designed to have faster external memory (SDRAM) access for input/output (I/O) operations.
- SDRAM external memory
- FIG. 2 depicts a typical SDRAM controller hookup 30 .
- Communicating signals between the MC 31 and the SDRAM 33 are physically arranged in three groups: the clock signal 35 ; the unidirectional (from MC to SDRAM) command bus 37 ; and the bi-directional data bus 39 .
- the command and data signals are sampled synchronously.
- the clock signal makes that synchronous computer operation possible.
- FIG. 3 shows basic SDRAM read and write accesses 40 .
- a clock signal 41 There are three signals shown in the plot: a clock signal 41 ; a command signal 43 and a data signal 45 . They represent the signals at SDRAM I/O pins. The three signals correspond to the signal groups discussed in FIG. 2. Since SDRAMs operate synchronously with the clock, the commands must be sampled at a clock edge, e.g., a rising edge, shown in the figure as A 47 ; B 49 , D 53 ; and E 55 . For an SDRAM read or an SDRAM write, SDRAM receives a RAS (row address strobe) 57 and a CAS (column address strobe) 59 commands.
- RAS row address strobe
- CAS columnumn address strobe
- SDRAM receives a RAS 61 and a CAS 63 commands.
- the delay from a RAS to a CAS is defined as the RAS-CAS delay, which is an SDRAM parameter given by the SDRAM manufacturer.
- Systems use the smallest given RAS-CAS delay to achieve the best performance.
- the clock and the commands must satisfy the minimum setup time F 65 and minimum hold time G 67 given by the manufacturer.
- the data appears on the data bus at a clock rising edge C 51 (only cache latency 2 is shown).
- written data must be driven at the same time as the CAS command 63 so write data 71 is sampled the same time as the CAS command.
- the programmable parameters for the MC required for correct and optimum I/O operation with the MC and SDRAM need to be specified.
- Table 2 lists and describes seventeen related programmable parameters in the MC.
- Other programmable parameters, such as refresh control and SDRAM initialization parameters are not listed. These timing parameters are necessary for I/O operations such as memory read, memory write, same bank access, different bank access, etc.
- Table 3 lists required system input parameters for calculating MC programming parameters. Ten important parameters are listed and described. These system parameters are needed as inputs to the design method. This table describes an exemplary development process. TABLE 3 Parameter Description cmd_delay_min Command delay minimum cmd_delay_max Command delay maximum clock_delay_min Clock delay minimum clock_delay_max Clock delay maximum sdram_mc_data delay_min data SDRAM to MC delay minimum sdram_mc_data delay_max data SDRAM to MC delay maximum mc_sdram_data delay_min data MC to SDRAM delay minimum mc_sdram_delay_max data MC to SDRAM delay maximum mc_data_setup MC read data setup time mc_data_hold MC read data hold time
- time delay elements arise from signal propagation delays. Electrical signals take a finite amount of time to travel a finite distance in an integrated circuit. As the processor clock speed increases, these time delay elements become more significant. When a propagation delay becomes a significant fraction of the processor clock period, it needs to be accounted through correct and reliable I/O timing designs, involving an MC and a SDRAM. These time delay elements are analog types dependent on the physical layout of the computer hardware.
- FIG. 4 shows the analog delays between an MC and a SDRAM.
- Six signal waveforms are shown in plot 80 , representing the signals at both MC and SDRAM I/O pins.
- the upper three signals 81 , 85 , and 89 correspond to the signal groups in FIG. 2 for the MC I/O pins.
- the lower three signals 83 , 87 , and 91 correspond to the signal groups in FIG. 2 at SDRAM I/O pins.
- Clock signals 81 and 83 are unidirectional from the MC to the SDRAM.
- Command bus signals 85 and 87 are unidirectional from the MC to the SDRAM.
- the data bus signals 89 and 91 are bi-directional between the MC and the SDRAM.
- Analog clock_delay 93 is the clock signal's delay from the MC to the SDRAM.
- Clock_delay varies within the range of clock_delay_min and clock_delay_max provided as system input parameters (Table 3). The following relation holds:
- the analog cmd_delay 103 is the command bus signal's delay from the MC to the SDRAM.
- the cmd_delay varies within the range of cmd_delay_min and cmd_delay_max as system input parameters (Table 3). The following relation holds:
- the analog sdram_mc_data_delay 109 is the data delay from the SDRAM to the MC for a read operation.
- the sdram_mc_data_delay varies within the range of sdram_mc_data_delay_min and sdram_mc_data_delay_max provided as system input parameters (Table 3). For this delay the following relation holds:
- the analog mc — sdram _data_delay 113 is the data delay from the MC to the SDRAM for a write operation.
- the mc — sdram _data_delay varies within the range of mc — sdram _data_delay_min and mc — sdram _data delay_max provided as system input parameters (Table 3). For this delay the following relation holds:
- the MC must guarantee the commands and data are correctly sampled at the MC and/or the SDRAM.
- the commands must satisfy setup time 119 and hold time 121 given by the SDRAM specifications.
- the MC for a read operation, the MC must be programmed internally to sample with delay 108 , to get data with setup time 104 and hold time 106 , to satisfy MC I/O specifications.
- data 107 at the MC is the same data 105 at the SDRAM, which arrived with time delay 109 .
- the MC must control data 111 to be sampled at the SDRAM with setup time 112 and hold time 114 to satisfy the SDRAM specification.
- the MC must be programmable.
- the programmable parameters, described in Table 2 compensate for the appropriate time delays by the correct amount to achieve the best timing and performance in the MC to SDRAM I/O operations.
- FIG. 5 depicts MC clock and command programming 200 . It does not include analog delays due to propagation path delays as discussed in FIG. 4.
- the MC resident in a microprocessor, is able to generate a delayed version 203 of clock 201 with delay (clk_dly) 205 in CPU clock resolution. This programmable digital delay 205 in the CPU clock resolution produces a corresponding programmed delay 213 in command signal 206 at the MC output.
- the MC has a base signal that is always synchronous with the clock and which has SDRAM clock resolution.
- the SDRAM clock rate is slower, (typically 4-15 times), than the CPU (microprocesor) clock rate.
- the MC is able to generate the commands with programmable delay (cmd_dly) 209 in the SDRAM input clock 207 in SDRAM clock resolution resulting in a corresponding, programmed delay 217 in the command signal 215 input at SDRAM. Therefore, by programming the clk_dly 205 in CPU clock resolution and cmd_dly 209 in SDRAM clock resolution, and taking into account the analog delays clk_delay and cmd_delay, shown in FIG. 4, (not included in FIG.
- the command to SDRAM is sampled at a rising edge 219 of SDRAM clock 207 .
- tSS be the set up time
- tSH be the hold time specified by the SDRAM specification
- clkr be the clock frequency ratio of the processor and SDRAM which is the same as the SDRM to processor clock period ratio. For the setup time, the following relation holds:
- N is an integer number satisfying both inequalities.
- the programmable delays clk_dly and cmd_dly need to be produced in discrete units in the range ⁇ 0, 1, . . . clkr ⁇ 1 ⁇ . To obtain the legal settings for clk_dly and cmd_dly the following steps need to be executed:
- a read operation will now be considered to generate correct MC programmable parameters, which pertain to the read operation.
- the SDRAM read timing diagram 300 in FIG. 6 will be considered. This diagram is a simplified version of a SDRAM read timing of a recent actual CPU: UltraSPARC-III.
- the first signal 301 is the processor internal clock.
- the second signal 303 is the MC internal base SDRAM clock.
- the SDRAM clock period is always a multiple of the processor clock period.
- the third signal line 305 represents the SDRAM clock at the MC I/O pin. It has a programmable delay (clk_dly) 307 with respect to the internal SDRAM clock base.
- the fourth signal 309 is the SDRAM command sync signal. All SDRAM commands must be synchronized to this signal. It has a programmable delay (cmd_dly) 311 with respect to the internal SDRAM clock base.
- the fifth signal 315 represents the MCU command output at MC I/O pins.
- the three commands on the command bus are the RAS command, 317 , the CAS command, 319 and the CKE DIS deassertion command, 321 .
- CKE When CKE is deasserted, the data valid will be extended by one SDRAM cycle.
- the sixth signal 327 is the data sampling signal.
- the memory read data will be sampled into MC with the rd_smp_dly 329 with respect to the SDRAM internal base clock, 303 .
- the seventh signal 333 is the SDRAM data 339 reaching the MC I/O pins after a time delay (sdram_mc_data_dly) 341 .
- the hollow part of the data signal represents the valid portion. It consists of MC read data setup time 335 and MC read data hold time 337 .
- the eighth signal 339 is the SDRAM data driven out from the SDRAM I/O pins.
- the ninth signal 347 is the SDRAM command signal reaching SDRAM I/O pins after a time delay (cmd_dly) 355 .
- the tenth signal 367 is the SDRAM clock reaching the SDRAM pins after a time delay (clk_dly) 351 .
- the delays, set time and hold time, marked in FIG. 6, have been described in Tables 2 and 3.
- act_rd_dly read command RAS to CAS delay
- rd_smp_dly (wait to sample a read data).
- act_rd_dly is the minimum possible legal setting
- act_rd_dly in (EQ 8) gives the best possible performance in terms of read idle latency.
- R is denoted as:
- rd — smp — dly Ceil( clkr (1+act — rd — dly )+ cmd _delay_max+remainder( clk — dly+clk _delay_max ⁇ cmd — dly ⁇ cmd _delay_max, clkr )+ tSAC 2 ⁇ tSLZ+sdram — mc _data — dly — +mc _data_setup ⁇ 1); (EQ 13)
- RD _WAIT Ceil ((1 +rd — smp — dly ⁇ cmd _delay_min ⁇ Remainder ( clk _delay_min+ clk — dly ⁇ ctl — dly ⁇ cmd _delay_min, clkr ) ⁇ tOH 2 +tSLZ ⁇ dram — mc _data — dly _min+ mc _data_hold)/ clkr ⁇ 1 ⁇ act — rd — dly ). (EQ 14)
- RD_WAIT must be maintained as a positive number because no logic circuit can control past performance. Therefore,
- FIG. 7 is a simplified version of the SDRAM write timing diagram 400 (used in an actual CPU, the UltraSPARC-III).
- the first signal 401 is the processor internal clock.
- the second signal 403 is the MC internal base SDRAM clock.
- the SDRAM clock period is always a multiple of the processor clock period.
- the third signal line 405 represents the SDRAM clock at the MC I/O pin. It has a programmable delay 407 with respect to the internal SDRAM clock base.
- the fourth signal 409 is the SDRAM command sync signal. All SDRAM commands must be synchronous to this signal. It has a programmable delay (cmd_dly) 411 with respect to the internal SDRAM clock base.
- the fifth signal 415 represents the MCU command output at MC I/O pins.
- the sixth signal 425 is the data driving signal.
- the memory read data would be driven out from MC with the wr_psh_dly 427 with respect to SDRAM internal base clock.
- the seventh signal 429 is the SDRAM data out at the MC I/O pins.
- the eighth signal 433 is the SDRAM data reaching SDRAM I/O pins after a time delay (mc_sdram_data_dly) 437 .
- the ninth signal 439 is the SDRAM clock reach the SDRAM pins after a propagation path time delay (clock_delay) 443 .
- the tenth signal 445 is the SDRAM command signal reaching the SDRAM I/O pins after a propagation path time delay (cmd_delay) 451 .
- the delays, set time and hold time marked in the figure, have been described in the Tables 2 and 3.
- a memory WRITE operation is controlled by the following parameters:
- act_wr_dly write command RAS to CAS delay
- act_wr_dly is the minimum possible legal setting
- act_wr_dly in EQ 18 gives the best possible performance in terms of idle latency.
- wr data — t hold Ceil( clkr (1+act — wr — dly )+ cmd _delay_max+Remainder( clk — dly+clk _delay_max ⁇ cmd _delay ⁇ cmd _delay_max, clkr ) ⁇ 1 ⁇ wr — psh — dly ⁇ mc — dram — dly _min+ tSH; (EQ 22)
- rd_rd_dly delay for a read allowed to other banks after current read
- rd_wr_dly delay for a write allowed to other banks after current read
- wr_rd_dly delay for a read allowed to other banks after current write
- Read_Data_Start clkr+cmd _delay_min+Remainder ( clk — dly+clk _delay_min ⁇ ctl — dly ⁇ clk _min, clkr )+ clkr+tSLZ; (EQ 29 )
- Read_Data_End clkr+cmd _delay_max+Remainder ( clk — dly+clk _delay_max ⁇ ctl — dly ⁇ cmd _delay_max, clkr )+ RD _WAIT* clkr+clkr+tSHZ 2 +sdram — mc — dly _max; (EQ 30)
- cmd _setup_margin clk — dly +clock_delay_min+ N clkr ⁇ tSS ⁇ cmd — dly ⁇ cmd _delay_max; (EQ 46)
- cmd _hold_margin cmd — dly+cmd _delay_min ⁇ clk — dly ⁇ clock_delay_max ⁇ N clkr ⁇ tSH; (EQ 47)
- mc _data_setup_margin 1+ rd — smp — dly ⁇ ( clkr (1+ act — rd — dly )+ cmd _delay_max+Remainder( clk — dly+clk _delay_max ⁇ cmd — dly ⁇ cmd _delay_max, clkr )+ tSAC 2 ⁇ tSLZ+sdram — mc _data — dly _max+ mc _data_setup); (EQ 48)
- mc _data_hold_margin clkr (1+act — rd — dly )+ cmd _delay_min+Remainder ( clk — dly+clk _delay_min ⁇ cmd — dly ⁇ cmd _delay_min, clkr )+ tSAC 2 ⁇ tSLZ+sdram — mc _data — dly _max+ mc _data_setup); (EQ 49)
- sdram _data_setup_margin clkr (1+act — wr — dly )+ cmd _delay_min+Remainder( clk — dly+clk _delay_min ⁇ cmd _delay ⁇ cmd _delay_min, clkr ) ⁇ (1 +wr — psh — dly+mc — dram — dly _max+ tSS ); (EQ 50)
- sdram _data_hold_margin 1 +wr — psh — dly+mc — dram — dly _min+ wr data — thld ⁇ tSH ⁇ ( clkr (1+act — wr — dly )+ cmd _delay_max+Remainder( clk — dly+clk _delay_max cmd — dly ⁇ cmd _delay_max, clkr )); (EQ 51)
- the MC programming method is now ready for implementation.
- the flow chart 500 for the MC programmable parameter calculation is described in FIG. 8.
- the first step 501 is initialization of all inputs, including the SDRAM parameters in Table 1, system parameters in Table 3 and the time period ratio parameter clkr.
- the next step 503 includes storing all the legal settings described in Table 3 and the computation of programmable time delays clk_dly and cmd_dly.
- the parameters rd_smp_dly, rd_act_dly, rd_wait, wr_psh_dly, wr_act_dly and wr_thld are calculated. Based on these calculated parameters, the parameters rd_cycle_dly, wr_cycle_dly, auto_rfr_cycle, rd_rd_dly, wr_wr_dly, rd_wr_dly and wr_rd_dly are calculated. All the calculated parameters are stored.
Abstract
Description
- This invention relates to programming memory controllers for computer systems.
- In computer system operations, a memory controller (MC) driven by a Central Processing Unit (CPU) interacts with an outside memory. A CPU in a single integrated circuit chip is often referred to as a microprocessor. A memory controller may be outside of the microprocessor chip or it may reside inside. An MC resident inside the microprocessor chip can operate at the speed of the processor clock, which indicates the computer speed. In modern, high performance computer systems, synchronous dynamic random access memory (SDRAM) is typically used as the outside memory. The clock for the SDRAM operates at a speed many times lower than the processor clock.
- Signals passing between the MC and the SDRAM take a finite time to travel, and both the MC and the SDRAM take a finite time to respond. Thus, time delays are associated with the finite speed of signal travel and the finite response time of a device or a system. These time delays have their origins in the physical processes involved in the construction and operation of electronic devices that make up the computer system. Therefore, various time delays encountered in computer operations can be minimized or optimized, but cannot be eliminated. Reliable computer design must take into account all significant time delays affecting computer operation.
- Certain time delays are always significant, and thus must be taken into account in the design of the MC for input/output operations. Significance of some other time delays is measured with respect to the time period of the processor clock. Therefore, as the computer speed increases, various additional time delays have to be taken into account to ensure reliable operation of the MC. In computer input/output operations involving an MC and a SDRAM, signals originating in the MC do not appear instantaneously at the SDRAM, and vice-versa, due to propagation delays. Further, various time delays associated with a SDRAM depend on that specific SDRAM and its actual physical layout in the computer circuit board. Thus, the signaling delays between an MC and a SDRAM vary from system to system due to different types of system configurations and memory performance specifications.
- Computer operations such as the input/output (I/O) operations are synchronized with the processor clock. The I/O operations take place around precise digital transitions in logic gates and flip flops constituting digital devices and systems. In order to make computer operations reliable, (e.g., a data read from a memory) it is necessary to hold a participating signal (e.g., a command signal) stable for a short time before and after the precise transition moment. Such time considerations, together with the various time delays mentioned earlier, constitute a significant fraction of the clock time period.
- A memory controller in a digital computer typically will have the capability of generating a replica of the processor clock signal delayed by half a time period. This creates a digital time delay unit of half a processor clock period. This digital time delay unit along with the aforementioned analog time delays inherently present in the computer system dictates the programmed design of the MC for reliable input/output operations with the SDRAMs.
- Digital signals for communications between the MC and the SDRAM fall into three categories: clock signals; command signals; and data signals. In a computer system, multiple signal lines constitute both the command and data paths. All communicating I/O signals must be designed to flow in concert in order to produce the right digital transitions at the right time. Precise timing designs of all these signals may be done, for example, by “Firmwire”, which is an embedded software contained in an erasable Programmable Read Only Memory (EPROM) or a flash memory. The present technique of MC programming design has been to use a spreadsheet to store all possible timing combinations and to manually design suitable solutions. Such exercises are specific for a particular system configuration. This becomes more difficult as the number of time delay elements to be considered increases with the increase in processor clock speed, and design may not be optimized for highest achievable performance. It has become necessary, therefore, to define the design problem with mathematical precision and create a general algorithm to solve it.
- In one aspect, the invention relates to a method for programming a controller of a memory unit comprising: inputting a plurality of initialization parameters of the memory unit; calculating a clock delay and a command delay for each initialization parameter; calculating a set of read command delays for each pair of clock delays and command delays; calculating a set of write command delays for each pair of clock delays and command delays; calculating a system performance for each pair of clock delays and command delays; selecting the initialization parameter that offers the optimum system performance.
- Other aspects and advantages of the invention will be apparent from the following description and the appended claims.
- FIG. 1a is a schematic diagram of a computer system showing a processor interconnected with an external memory controller and a memory (SDRAM).
- FIG. 1b is a schematic diagram of a computer system showing a processor with an internal memory controller connected to a memory (SDRAM).
- FIG. 2 is a block diagram describing SDRAM access by a memory controller.
- FIG. 3 is a timing diagram describing SDRAM read and write operations.
- FIG. 4 is a timing diagram depicting analog delays of various computer signals.
- FIG. 5 is a timing diagram showing clock and command signal programming.
- FIG. 6 is a timing diagram describing SDRAM read operation.
- FIG. 7 is a timing diagram describing SDRAM write operation.
- FIG. 8 is an algorithmic flowchart describing timing parameter calculations for programming a memory controller in accordance with one embodiment of the invention.
- The present invention relates to methods for programming memory controllers to correctly and optimally perform input/output operations with outside memory like a SDRAM. The method of the invention provides systematic analysis of various time delays and time constraints inherently present in the operation of devices and systems like a SDRAM. Deliberate programmable time delays may be introduced at the MC to serve as design elements. One such time delay element is the processor clock time period, which is the smaller digital time unit. The other is the SDRAM clock time period, the larger digital time unit. With these two digital time delay input parameters, along with an analog delay element (SDRAM device parameters and system input parameters involving propagation delays), correct and optimal timings in communications between an MC and a SDRAM are then systematically designed. Exemplary embodiments of this systematic method for programming an MC to provide high speed and efficient input/output operations with an external memory are described below with reference to the attached Figures.
- FIG. 1a is a schematic diagram of a computer system showing a
processor 11 connected (13) with an external Memory Controller (MC) 15. The MC 15 is connected (17) to anexternal memory 19 for input/output operations. - FIG. 1b is a schematic diagram of a computer system showing a
processor 21 with amemory controller 23 resident in the processor. The MC communicates (25) with theexternal memory 27. By having the MC inside the microprocessor chip allows the MC to operate at the processor clock speed. The MC then could be designed to have faster external memory (SDRAM) access for input/output (I/O) operations. - FIG. 2 depicts a typical SDRAM controller hookup30. Communicating signals between the
MC 31 and theSDRAM 33 are physically arranged in three groups: theclock signal 35; the unidirectional (from MC to SDRAM)command bus 37; and thebi-directional data bus 39. The command and data signals are sampled synchronously. The clock signal makes that synchronous computer operation possible. - FIG. 3 shows basic SDRAM read and write accesses40. There are three signals shown in the plot: a
clock signal 41; acommand signal 43 and adata signal 45. They represent the signals at SDRAM I/O pins. The three signals correspond to the signal groups discussed in FIG. 2. Since SDRAMs operate synchronously with the clock, the commands must be sampled at a clock edge, e.g., a rising edge, shown in the figure as A 47;B 49,D 53; andE 55. For an SDRAM read or an SDRAM write, SDRAM receives a RAS (row address strobe) 57 and a CAS (column address strobe) 59 commands. Similarly for a SDRAM read or a SDRAM write, SDRAM receives aRAS 61 and aCAS 63 commands. The delay from a RAS to a CAS is defined as the RAS-CAS delay, which is an SDRAM parameter given by the SDRAM manufacturer. Systems use the smallest given RAS-CAS delay to achieve the best performance. To sample the commands correctly, the clock and the commands must satisfy the minimumsetup time F 65 and minimumhold time G 67 given by the manufacturer. For a read operation, the data appears on the data bus at a clock rising edge C 51 (only cache latency 2 is shown). For a write operation, written data must be driven at the same time as theCAS command 63 so writedata 71 is sampled the same time as the CAS command. - For the design of an algorithm to correctly program the MC, various time delays and time constraints (analog type time elements) associated with the physical operation of a memory device like a SDRAM need to be specified. Table 1 is an exemplary specification for a SDRAM. Not all listed parameters are needed for this algorithm development.
TABLE 1 Parameter Typical Time (ns) Comment tRCD 26 RAS to CAS delay tRP 26 Row pre-charge time tRC 78 Row cycle time tSAC2max 7 CLK to valid data out conflict tOH2 2.5 Output data hold CL = 2 tSS 2 Input setup time tSH 1 Input hold time tSLZ 0 CLK to output active tSHZ2min 2 CLK to hi-Z min, CL = 2 tSHZ2max 6 CLK to hi-Z max, CL = 2 - The programmable parameters for the MC required for correct and optimum I/O operation with the MC and SDRAM need to be specified. Table 2 lists and describes seventeen related programmable parameters in the MC. Other programmable parameters, such as refresh control and SDRAM initialization parameters are not listed. These timing parameters are necessary for I/O operations such as memory read, memory write, same bank access, different bank access, etc.
TABLE 2 Parameter Description Clkr SDRAM to processor clock ratio Clk_dly SDRAM clock delay with respect to MCU base clock (processor clock unit) Cmd_dly SDRAM command delay (SDRAM cycle unit) Act_rd_dly Read command RAS to CAS delay (SDRAM cycle unit) Act_wr_dly Write command RAS to CAS delay (SDRAM cycle unit) Rd_cycl_dly Wait tRP after a read command is issued (SDRAM cycle unit) wr_cycl_dly Wait tRP after a write command is issued (SDRAM cycle unit) Rd_smp_dly Wait to sample a read data after a read command is issued (processor clock unit) wr_psh_dly Wait to push the write data out after a write command is issued (processor clock unit) Rd_wait Read data valid extension (SDRAM cycle unit) wr_thld Write data valid extension (processor cycle unit) Auto_rfr_cycle wait for auto refresh finishes (SDRAM cycle unit) Rd_rd_dly delay for a read allowed to other banks after current read (SDRAM cycle unit) Rd_wr_dly delay for a write allowed to other banks after current read (SDRAM cycle unit) wr_rd_dly delay for a read allowed to other banks after current write (SDRAM cycle unit) wr_wr_dly delay for a write allowed to other banks after current write (SDRAM cycle unit) Rrd RAS to RAS delay of SDRAM internal banks (SDRAM cycle unit) - Table 3 lists required system input parameters for calculating MC programming parameters. Ten important parameters are listed and described. These system parameters are needed as inputs to the design method. This table describes an exemplary development process.
TABLE 3 Parameter Description cmd_delay_min Command delay minimum cmd_delay_max Command delay maximum clock_delay_min Clock delay minimum clock_delay_max Clock delay maximum sdram_mc_data delay_min data SDRAM to MC delay minimum sdram_mc_data delay_max data SDRAM to MC delay maximum mc_sdram_data delay_min data MC to SDRAM delay minimum mc_sdram_delay_max data MC to SDRAM delay maximum mc_data_setup MC read data setup time mc_data_hold MC read data hold time - In estimating the design parameters described in Table 2 for design development, it is necessary to characterize and to estimate various design input parameters. Some time delay elements arise from signal propagation delays. Electrical signals take a finite amount of time to travel a finite distance in an integrated circuit. As the processor clock speed increases, these time delay elements become more significant. When a propagation delay becomes a significant fraction of the processor clock period, it needs to be accounted through correct and reliable I/O timing designs, involving an MC and a SDRAM. These time delay elements are analog types dependent on the physical layout of the computer hardware.
- FIG. 4 shows the analog delays between an MC and a SDRAM. Six signal waveforms are shown in
plot 80, representing the signals at both MC and SDRAM I/O pins. The upper threesignals signals -
Analog clock_delay 93 is the clock signal's delay from the MC to the SDRAM. Clock_delay varies within the range of clock_delay_min and clock_delay_max provided as system input parameters (Table 3). The following relation holds: - clock_delay_min<clock_delay<clock_delay_max (EQ 1)
- The
analog cmd_delay 103 is the command bus signal's delay from the MC to the SDRAM. The cmd_delay varies within the range of cmd_delay_min and cmd_delay_max as system input parameters (Table 3). The following relation holds: - cmd_delay_min<cmd_delay<cmd_delay_max (EQ 2)
- The analog sdram_mc_data_delay109 is the data delay from the SDRAM to the MC for a read operation. The sdram_mc_data_delay varies within the range of sdram_mc_data_delay_min and sdram_mc_data_delay_max provided as system input parameters (Table 3). For this delay the following relation holds:
- sdram_mc_data_delay_min<sdram — mc_data_delay<sdram_mc_data_delay_max (EQ 3)
- The analog mc— sdram_data_delay 113 is the data delay from the MC to the SDRAM for a write operation. The mc— sdram_data_delay varies within the range of mc— sdram_data_delay_min and mc— sdram_data delay_max provided as system input parameters (Table 3). For this delay the following relation holds:
- mc— sdram_data_delay_min<mc— sdram_data_delay<mc— sdram_data_delay_max (EQ 4)
- The MC must guarantee the commands and data are correctly sampled at the MC and/or the SDRAM. The commands must satisfy
setup time 119 and holdtime 121 given by the SDRAM specifications. As shown in FIG. 4, for a read operation, the MC must be programmed internally to sample with delay 108, to get data withsetup time 104 and hold time 106, to satisfy MC I/O specifications. As noted earlier,data 107 at the MC is thesame data 105 at the SDRAM, which arrived with time delay 109. For a write operation, the MC must controldata 111 to be sampled at the SDRAM with setup time 112 and holdtime 114 to satisfy the SDRAM specification. - To satisfy the above setup time and hold time at the right time for variant system designs, the MC must be programmable. The programmable parameters, described in Table 2, compensate for the appropriate time delays by the correct amount to achieve the best timing and performance in the MC to SDRAM I/O operations.
- FIG. 5 depicts MC clock and
command programming 200. It does not include analog delays due to propagation path delays as discussed in FIG. 4. The MC, resident in a microprocessor, is able to generate a delayedversion 203 ofclock 201 with delay (clk_dly) 205 in CPU clock resolution. This programmabledigital delay 205 in the CPU clock resolution produces a corresponding programmeddelay 213 incommand signal 206 at the MC output. - Internally, the MC has a base signal that is always synchronous with the clock and which has SDRAM clock resolution. The SDRAM clock rate is slower, (typically 4-15 times), than the CPU (microprocesor) clock rate. Additionally, the MC is able to generate the commands with programmable delay (cmd_dly)209 in the
SDRAM input clock 207 in SDRAM clock resolution resulting in a corresponding, programmeddelay 217 in thecommand signal 215 input at SDRAM. Therefore, by programming theclk_dly 205 in CPU clock resolution and cmd_dly 209 in SDRAM clock resolution, and taking into account the analog delays clk_delay and cmd_delay, shown in FIG. 4, (not included in FIG. 5), the command to SDRAM is sampled at a risingedge 219 ofSDRAM clock 207. Let tSS be the set up time and tSH be the hold time specified by the SDRAM specification, and let clkr be the clock frequency ratio of the processor and SDRAM which is the same as the SDRM to processor clock period ratio. For the setup time, the following relation holds: - clk — dly+clock_delay_min+N clkr−tSS>cmd — dly+cmd_delay_max (EQ 5)
- In addition, for the hold time, the following relation holds:
- clk — dly+clock_delay_max+N clkr+tSH<cmd — dly+cmd_delay_min (EQ 6)
- where N is an integer number satisfying both inequalities. The programmable delays clk_dly and cmd_dly need to be produced in discrete units in the range {0, 1, . . . clkr−1}. To obtain the legal settings for clk_dly and cmd_dly the following steps need to be executed:
- (i). Set cmd_dly={0, 1, . . . clkr −1}
- (ii). Vary clock_dly from 0 to clkr −1;
- (iii). Substitute the above values into the relation involving wr_psh_dly (wait time to push the write data out in processor clock unit) in (EQ 19) derived below for write setup time to obtain best possible performance in terms of idle latency. Check the validity of the current cmd_dly and sdram_clk-dly values chosen. The valid settings can be obtained based on the iterations of the above three steps.
- A read operation will now be considered to generate correct MC programmable parameters, which pertain to the read operation. Toward this end, the SDRAM read timing diagram300 in FIG. 6 will be considered. This diagram is a simplified version of a SDRAM read timing of a recent actual CPU: UltraSPARC-III.
- The
first signal 301 is the processor internal clock. Thesecond signal 303 is the MC internal base SDRAM clock. The SDRAM clock period is always a multiple of the processor clock period. Thethird signal line 305 represents the SDRAM clock at the MC I/O pin. It has a programmable delay (clk_dly) 307 with respect to the internal SDRAM clock base. Thefourth signal 309 is the SDRAM command sync signal. All SDRAM commands must be synchronized to this signal. It has a programmable delay (cmd_dly) 311 with respect to the internal SDRAM clock base. Thefifth signal 315 represents the MCU command output at MC I/O pins. The three commands on the command bus are the RAS command, 317, the CAS command, 319 and the CKE DIS deassertion command, 321. When CKE is deasserted, the data valid will be extended by one SDRAM cycle. Thesixth signal 327 is the data sampling signal. The memory read data will be sampled into MC with the rd_smp_dly 329 with respect to the SDRAM internal base clock, 303. The seventh signal 333 is theSDRAM data 339 reaching the MC I/O pins after a time delay (sdram_mc_data_dly) 341. The hollow part of the data signal represents the valid portion. It consists of MC readdata setup time 335 and MC read data holdtime 337. Theeighth signal 339 is the SDRAM data driven out from the SDRAM I/O pins. Theninth signal 347 is the SDRAM command signal reaching SDRAM I/O pins after a time delay (cmd_dly) 355. Thetenth signal 367 is the SDRAM clock reaching the SDRAM pins after a time delay (clk_dly) 351. There will be no new read CAS during the period of time (clkr×rd_rd_dly) 369 and there will be no new write CAS during the period of time (clkr×rd_wr_dly) 371. The delays, set time and hold time, marked in FIG. 6, have been described in Tables 2 and 3. - For the read operation, the following parameters are to be calculated:
- act_rd_dly (read command RAS to CAS delay);
- rd-wait (read data valid extension);
- rd_smp_dly (wait to sample a read data).
- For the read command operations, the following relation must be satisfied:
- clkr(1+act— rd — dly)>tRCD (EQ 7)
- Therefore, set
- act— rd — dly=Ceil(tRCD)/(clkr))−1 (EQ 8)
- Because act_rd_dly is the minimum possible legal setting, act_rd_dly in (EQ 8) gives the best possible performance in terms of read idle latency.
- For read setup time, the following relation must be satisfied:
- 1+rd — smp — dly>clkr(1+act— rd — dly)+cmd_delay_max+Remainder (clk — dly+clk_delay_max−cmd — dly−cmd_delay_max, clkr)+tSAC2−tSLZ+sdram — mc_data— dly_max+mc_data_setup (EQ 9)
- In addition, for read hold time, the following relation must be satisfied:
- 1+rd — smp — dly<clkr(1+act— rd — dly)+cmd_delay_min+Remainder (clk — dly+clk_delay_min−cmd — dly−cmd_delay_min, clkr)+tOH2−tSLZ+sdram — mc_data— dly_min+(1+RD_WAIT)clkr−mc_data_hold (EQ 10)
- Given positive numbers X and Y, the Remainder function is defined such that R is a positive number that satisfies:
- X=P×Y+R (EQ 11)
- where P is an integer and 0<R<Y. R is denoted as:
- R=Remainder(X, Y) (EQ 12)
- Therefore, let
- rd — smp — dly=Ceil(clkr(1+act— rd — dly)+cmd_delay_max+remainder(clk — dly+clk_delay_max−cmd — dly−cmd_delay_max, clkr)+tSAC2−tSLZ+sdram — mc_data— dly — +mc_data_setup−1); (EQ 13)
- this results in,
- RD_WAIT=Ceil ((1+rd — smp — dly−cmd_delay_min−Remainder (clk_delay_min+clk — dly−ctl — dly−cmd_delay_min, clkr)−tOH2+tSLZ−dram — mc_data— dly_min+mc_data_hold)/clkr−1−act— rd — dly). (EQ 14)
- RD_WAIT must be maintained as a positive number because no logic circuit can control past performance. Therefore,
- rd_wait=RD_WAIT−1, if RD_WAIT>0; (EQ 15)
- rd_wait=0, if RD_WAIT=0; (EQ 16)
- The setting of write parameters can be obtained in a similar fashion.
- FIG. 7 is a simplified version of the SDRAM write timing diagram400 (used in an actual CPU, the UltraSPARC-III). The
first signal 401 is the processor internal clock. Thesecond signal 403 is the MC internal base SDRAM clock. The SDRAM clock period is always a multiple of the processor clock period. Thethird signal line 405 represents the SDRAM clock at the MC I/O pin. It has aprogrammable delay 407 with respect to the internal SDRAM clock base. Thefourth signal 409 is the SDRAM command sync signal. All SDRAM commands must be synchronous to this signal. It has a programmable delay (cmd_dly) 411 with respect to the internal SDRAM clock base. Thefifth signal 415 represents the MCU command output at MC I/O pins. There are two commands on the command bus. They areRAS command 417 andCAS command 419. Thesixth signal 425 is the data driving signal. The memory read data would be driven out from MC with the wr_psh_dly 427 with respect to SDRAM internal base clock. Theseventh signal 429 is the SDRAM data out at the MC I/O pins. Theeighth signal 433 is the SDRAM data reaching SDRAM I/O pins after a time delay (mc_sdram_data_dly) 437. The ninth signal 439 is the SDRAM clock reach the SDRAM pins after a propagation path time delay (clock_delay) 443. Thetenth signal 445 is the SDRAM command signal reaching the SDRAM I/O pins after a propagation path time delay (cmd_delay) 451. The delays, set time and hold time marked in the figure, have been described in the Tables 2 and 3. - A memory WRITE operation is controlled by the following parameters:
- act_wr_dly (write command RAS to CAS delay);
- wr_msel_dly;
- wrdata_thld (write data valid extension).
- clkr(1+act— wr — dly)>tRCD (EQ 17)
- Therefore,
- act— wr — dly=Ceil((tRCD−clkr)/clkr) (EQ 18)
- Because act_wr_dly is the minimum possible legal setting, act_wr_dly in EQ 18 gives the best possible performance in terms of idle latency.
- For write setup time, it must satisfy
- 1+wr — psh — dly+mc — dram — dly_max+tSS<clkr(1+act— wr — dly)+cmd_delay_min+Remainder(clk — dly+clk_delay_min−cmd_delay−cmd_delay_min, clkr); (EQ 19)
- Hold time:
- 1+wr — psh — dly+mc — dram — dly_min+wrdata— thld−tSH>clkr(1+act— wr — dly)+cmd_delay_max+Remainder (clk — dly+clk_delay_max−cmd — dly−cmd_delay_max, clkr); (EQ 20)
- Therefore, let
- wr — psh — dly=Floor(clk(1+act— wr — dly)+cmd_delay_min+Remainder(clk — dly+clk_delay_min−cmd — dly−cmd_delay_min, clkr)−1−mc — dram — dly_max); (EQ 21)
- this results in,
- wrdata— thold=Ceil(clkr(1+act— wr — dly)+cmd_delay_max+Remainder(clk — dly+clk_delay_max−cmd_delay−cmd_delay_max, clkr)−1−wr — psh — dly−mc — dram — dly_min+tSH; (EQ 22)
- Programmable parameters to avoid conflicts will now be considered.
- For same bank access, the following parameters are important:
- rd_cycl_dly(wait for row precharge time tRP after a read command is issued);
- wr_cycl_dly (wait for row precharge time tRP after a write command is issued);
- auto-rfr-cycle(wait for auto refresh to finish).
- For a bank access, we have:
- tRC−tRCD+RD_WAIT*clkr<clkr(1+rd — cycl — dly)+clk_delay_max−ck_delay_min; (EQ 23)
- tRC−tRCD=clkr(1+wr — cycl — dly)+clk_delay_max−clk_delay_min (EQ 24)
- tRC<auto_rfr_cycle clkr (EQ 25)
- Therefore,
- rd — cycl — dly=Ceil((tRC−tRCD−clk_delay_max +clk — dly_min+RD_WAIT*clkr)/clkr)−1 (EQ 26)
- wr — cycl — dly=Ceil((tRC−tRCD−clk — dly_max+clk — dly_min)/clkr)−1 (EQ 27)
- auto— rfr_cycle=Ceil((tRC/clkr)); (EQ 28)
- For different bank accesses:
- rd_rd_dly (delay for a read allowed to other banks after current read);
- rd_wr_dly (delay for a write allowed to other banks after current read);
- wr_rd_dly (delay for a read allowed to other banks after current write);
- wr_wr_dly (delay for a write allowed to other banks after current write).
- The following formulas compute starting and ending points for the use of the data bus during read and write operations:
- Read_Data_Start=clkr+cmd_delay_min+Remainder (clk — dly+clk_delay_min−ctl — dly−clk_min, clkr)+clkr+tSLZ; (EQ 29 )
- Read_Data_End=clkr+cmd_delay_max+Remainder (clk — dly+clk_delay_max−ctl — dly−cmd_delay_max, clkr)+RD_WAIT*clkr+clkr+tSHZ2+sdram — mc — dly_max; (EQ 30)
- Write_Data_Start=1+wr — psh — dly+mc — sdram — dly_min; (EQ 31)
- Write_Data_End=1+wr — psh — dly+mc — sdram — dly_max+wrdata— thld; (EQ 32)
- Therefore,
- rd — rd — dly=Ceil((Read_Data_End−Read_Data_Start)/clkr)−1; (EQ 33)
- rd — wr — dly=Ceil((Read_Data_End−Write_Data_Start)/clkr)−1; (EQ 34)
- wr — rd — dly=Ceil((Write_Data_End−Read_Data_Start)/clkr)−1; (EQ 35)
- wr — wr — dly=Ceil((Write_Data_End−Write_Data_Start)/clkr)−1; (EQ 36)
- rrd[1:0]=Ceil((tRRD/(clkr)). (EQ 37)
- In the above derivation, legal settings are mathematically obtained to achieve the best idle latency for the MC. All legal settings are then checked for peak bandwidth performance. The memory system performance is measured in iterms of read bandwidth and write bandwidth, expressed in bytes/sec. The bandwidth represents the rate of data transfer out of memory (read) or into it (write). The peak bandwidth performance will ultimately decide the best setting among all the legal settings obtained by the above equations.
- For single bank:
- Read Bandwidth=1/Ceil(clkr(1+act— rd — dly)+rd_cycle— dly)/clkr)clkr; (EQ 38)
- Write Bandwidth=1/Ceil(clkr(1+act— wr — dly)+wr_cycle— dly)/clkr)clkr; (EQ 39)
- Two Banks on One DIMM Set:
- Read Bandwidth=1/Max(Ceil(clkr(1+act— rd — dly)+rd_cycle— dly)/clkr)clkr*2, rd — rd_delay*clkr); (EQ 40)
- Write Bandwidth=1/Max(Ceil(clkr(1+act— wr — dly)+wr_cycle— dly)/clkr)clkr*2, wr — wr_delay*clkr); (EQ 41)
- Two Banks on Two DIMM Sets:
- Read Bandwidth=1/Max(Ceil(clkr(1+act— rd — dly)+rd_cycle— dly)/clkr)*clkr, rd — rd — dly*clk)2*clkr); (EQ 42)
- Write Bandwidth=1/Max(Ceil(clkr(1+act— wr — dly)+wr_cycle— dly)/clkr)*clkr, wr — wr — dly*clkr)2*clkr); (EQ 43)
- Four Banks on Two DIMM Sets:
- Read Bandwidth=1/Max(Ceil(clkr*(1+act— rd — dly)+rd_cycle— dly)/clkr)*clkr, rd — rd — dly*clkr); (EQ 44)
- Write Bandwidth=1/Max(Ceil(clkr*(1+act— wr — dly)+wrhd —cycle— dly)/clkr)*clkr, wr — wr — dly*clkr). (EQ 45)
- From the three pairs of the inequalities, the following margins can be calculated:
- Command setup margin:
- cmd_setup_margin=clk — dly+clock_delay_min+N clkr−tSS−cmd — dly−cmd_delay_max; (EQ 46)
- For the hold time:
- cmd_hold_margin=cmd — dly+cmd_delay_min−clk — dly−clock_delay_max−N clkr−tSH; (EQ 47)
- MC data setup margin:
- mc_data_setup_margin=1+rd — smp — dly−(clkr(1+act — rd — dly)+cmd_delay_max+Remainder(clk — dly+clk_delay_max−cmd — dly−cmd_delay_max, clkr)+tSAC2−tSLZ+sdram — mc_data— dly_max+mc_data_setup); (EQ 48)
- MC data hold margin:
- mc_data_hold_margin=clkr(1+act— rd — dly)+cmd_delay_min+Remainder (clk — dly+clk_delay_min−cmd — dly−cmd_delay_min, clkr)+tSAC2−tSLZ+sdram — mc_data— dly_max+mc_data_setup); (EQ 49)
- SDRAM setup margin:
- sdram_data_setup_margin=clkr(1+act— wr — dly)+cmd_delay_min+Remainder(clk — dly+clk_delay_min−cmd_delay−cmd_delay_min, clkr)−(1+wr — psh — dly+mc — dram — dly_max+tSS); (EQ 50)
- SDRAM hold margin:
- sdram_data_hold_margin=1+wr — psh — dly+mc — dram — dly_min+wrdata— thld−tSH−(clkr(1+act— wr — dly)+cmd_delay_max+Remainder(clk — dly+clk_delay_max cmd — dly−cmd_delay_max, clkr)); (EQ 51)
- With these margin performance numbers, the best legal setting can be obtained easily.
- The MC programming method is now ready for implementation. The
flow chart 500 for the MC programmable parameter calculation is described in FIG. 8. Thefirst step 501 is initialization of all inputs, including the SDRAM parameters in Table 1, system parameters in Table 3 and the time period ratio parameter clkr. Thenext step 503 includes storing all the legal settings described in Table 3 and the computation of programmable time delays clk_dly and cmd_dly. In thethird step 505, for each pair of clk_dly and cmd_dly, the parameters rd_smp_dly, rd_act_dly, rd_wait, wr_psh_dly, wr_act_dly and wr_thld are calculated. Based on these calculated parameters, the parameters rd_cycle_dly, wr_cycle_dly, auto_rfr_cycle, rd_rd_dly, wr_wr_dly, rd_wr_dly and wr_rd_dly are calculated. All the calculated parameters are stored. - In the
last step 507, for each pair of clk_dly and cmd_dly, memory bandwidth performance and margins are calculated from the above mentioned equations. Then, a set of parameters is chosen that give the best performance and the best margins. - While the invention has been described with respect to a limited number of embodiments, those skilled in the art will appreciate that other embodiments can be devised which do not depart from the scope of the invention as disclosed herein. Accordingly, the scope of the invention should be limited only by the attached claims.
Claims (7)
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/759,480 US6553472B2 (en) | 2001-01-12 | 2001-01-12 | Method for programming clock delays, command delays, read command parameter delays, and write command parameter delays of a memory controller in a high performance microprocessor |
KR1020037009325A KR100549794B1 (en) | 2001-01-12 | 2001-12-21 | Method for programming memory controller in a high performance microprocessor |
DE60112125T DE60112125T2 (en) | 2001-01-12 | 2001-12-21 | Method for programming a memory controller in a high performance micro processor |
PCT/US2001/049857 WO2002056188A2 (en) | 2001-01-12 | 2001-12-21 | Method for programming memory controller in a high performance microprocessor |
AU2002234084A AU2002234084A1 (en) | 2001-01-12 | 2001-12-21 | Method for programming memory controller in a high performance microprocessor |
EP01985101A EP1356468B1 (en) | 2001-01-12 | 2001-12-21 | Method for programming memory controller in a high performance microprocessor |
JP2002556378A JP3833613B2 (en) | 2001-01-12 | 2001-12-21 | Memory controller programming method for high performance microprocessor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/759,480 US6553472B2 (en) | 2001-01-12 | 2001-01-12 | Method for programming clock delays, command delays, read command parameter delays, and write command parameter delays of a memory controller in a high performance microprocessor |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020138686A1 true US20020138686A1 (en) | 2002-09-26 |
US6553472B2 US6553472B2 (en) | 2003-04-22 |
Family
ID=25055804
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/759,480 Expired - Lifetime US6553472B2 (en) | 2001-01-12 | 2001-01-12 | Method for programming clock delays, command delays, read command parameter delays, and write command parameter delays of a memory controller in a high performance microprocessor |
Country Status (7)
Country | Link |
---|---|
US (1) | US6553472B2 (en) |
EP (1) | EP1356468B1 (en) |
JP (1) | JP3833613B2 (en) |
KR (1) | KR100549794B1 (en) |
AU (1) | AU2002234084A1 (en) |
DE (1) | DE60112125T2 (en) |
WO (1) | WO2002056188A2 (en) |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070079049A1 (en) * | 2003-03-31 | 2007-04-05 | Micron Technology, Inc. | Memory devices with buffered command address bus |
CN100373404C (en) * | 2005-09-13 | 2008-03-05 | 北京中星微电子有限公司 | Process for initializing memory card |
US7383360B2 (en) | 2004-11-16 | 2008-06-03 | Mediatek, Inc. | Electronic data storage system divides command requiring data transfer into subcommands, in accordance with performance of devices |
US20090150137A1 (en) * | 2007-12-10 | 2009-06-11 | Fujitsu Microelectronics Limited | Method for generating performance evaluation model |
US20100257397A1 (en) * | 2009-04-03 | 2010-10-07 | Schoenborn Theodore Z | Active training of memory command timing |
US20120066439A1 (en) * | 2010-09-09 | 2012-03-15 | Fusion-Io, Inc. | Apparatus, system, and method for managing lifetime of a storage device |
US20130297890A1 (en) * | 2001-02-27 | 2013-11-07 | Fujitsu Semiconductor Limited | Memory system having a plurality of types of memory chips and a memory controller for controlling the memory chips |
WO2015047402A1 (en) * | 2013-09-30 | 2015-04-02 | Hewlett-Packard Development Company, L.P. | Programming memory controllers to allow performance of active memory operations |
US9218278B2 (en) | 2010-12-13 | 2015-12-22 | SanDisk Technologies, Inc. | Auto-commit memory |
US9223514B2 (en) | 2009-09-09 | 2015-12-29 | SanDisk Technologies, Inc. | Erase suspend/resume for memory |
US9305610B2 (en) | 2009-09-09 | 2016-04-05 | SanDisk Technologies, Inc. | Apparatus, system, and method for power reduction management in a storage device |
US9767017B2 (en) | 2010-12-13 | 2017-09-19 | Sandisk Technologies Llc | Memory device with volatile and non-volatile media |
KR20180094128A (en) * | 2016-01-11 | 2018-08-22 | 마이크론 테크놀로지, 인크 | Apparatus and method for simultaneously accessing multiple partitions of non-volatile memory |
US10817421B2 (en) | 2010-12-13 | 2020-10-27 | Sandisk Technologies Llc | Persistent data structures |
US10817502B2 (en) | 2010-12-13 | 2020-10-27 | Sandisk Technologies Llc | Persistent memory management |
US11573909B2 (en) | 2006-12-06 | 2023-02-07 | Unification Technologies Llc | Apparatus, system, and method for managing commands of solid-state storage using bank interleave |
Families Citing this family (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6067594A (en) * | 1997-09-26 | 2000-05-23 | Rambus, Inc. | High frequency bus system |
US6839393B1 (en) * | 1999-07-14 | 2005-01-04 | Rambus Inc. | Apparatus and method for controlling a master/slave system via master device synchronization |
DE19945004A1 (en) * | 1999-09-20 | 2001-03-22 | Micronas Gmbh | Memory control for executing switching commands |
US6646953B1 (en) * | 2000-07-06 | 2003-11-11 | Rambus Inc. | Single-clock, strobeless signaling system |
US6643787B1 (en) | 1999-10-19 | 2003-11-04 | Rambus Inc. | Bus system optimization |
US6675272B2 (en) | 2001-04-24 | 2004-01-06 | Rambus Inc. | Method and apparatus for coordinating memory operations among diversely-located memory components |
US8391039B2 (en) * | 2001-04-24 | 2013-03-05 | Rambus Inc. | Memory module with termination component |
US6779096B1 (en) * | 2001-09-29 | 2004-08-17 | Apple Computer, Inc. | Method and apparatus for a calibrated variable phase offset timing between synchronous clock subdomains |
WO2003036850A1 (en) | 2001-10-22 | 2003-05-01 | Rambus Inc. | Phase adjustment apparatus and method for a memory device signaling system |
TWI273605B (en) * | 2001-11-20 | 2007-02-11 | Via Tech Inc | Programmable memory controller and operation method thereof |
CN1287250C (en) * | 2002-04-02 | 2006-11-29 | 英属盖曼群岛商旭上绘图股份有限公司 | Method and system for reading data from a memory |
US20040003194A1 (en) * | 2002-06-26 | 2004-01-01 | Amit Bodas | Method and apparatus for adjusting DRAM signal timings |
US6711091B1 (en) * | 2002-09-27 | 2004-03-23 | Infineon Technologies Ag | Indication of the system operation frequency to a DRAM during power-up |
US7096349B1 (en) * | 2002-12-16 | 2006-08-22 | Advanced Micro Devices, Inc. | Firmware algorithm for initializing memory modules for optimum performance |
US7155579B1 (en) * | 2002-12-27 | 2006-12-26 | Unisys Corporation | Memory controller having programmable initialization sequence |
US7234099B2 (en) * | 2003-04-14 | 2007-06-19 | International Business Machines Corporation | High reliability memory module with a fault tolerant address and command bus |
US6940768B2 (en) * | 2003-11-04 | 2005-09-06 | Agere Systems Inc. | Programmable data strobe offset with DLL for double data rate (DDR) RAM memory |
US7065666B2 (en) * | 2003-11-13 | 2006-06-20 | Micron Technology, Inc. | Apparatus and method for generating a delayed clock signal |
US7646835B1 (en) * | 2003-11-17 | 2010-01-12 | Rozas Guillermo J | Method and system for automatically calibrating intra-cycle timing relationships for sampling signals for an integrated circuit device |
KR100585136B1 (en) * | 2004-03-04 | 2006-05-30 | 삼성전자주식회사 | Memory system and data channel initialization method thereof |
US7301831B2 (en) * | 2004-09-15 | 2007-11-27 | Rambus Inc. | Memory systems with variable delays for write data signals |
US8819328B2 (en) | 2010-12-30 | 2014-08-26 | Sandisk Technologies Inc. | Controller and method for performing background operations |
US9733855B1 (en) * | 2013-01-04 | 2017-08-15 | Altera Corporation | System and methods for adjusting memory command placement |
US10126968B2 (en) * | 2015-09-24 | 2018-11-13 | International Business Machines Corporation | Efficient configuration of memory components |
RU2731321C2 (en) * | 2018-09-14 | 2020-09-01 | Общество С Ограниченной Ответственностью "Яндекс" | Method for determining a potential fault of a storage device |
RU2718215C2 (en) | 2018-09-14 | 2020-03-31 | Общество С Ограниченной Ответственностью "Яндекс" | Data processing system and method for detecting jam in data processing system |
RU2714602C1 (en) | 2018-10-09 | 2020-02-18 | Общество С Ограниченной Ответственностью "Яндекс" | Method and system for data processing |
RU2721235C2 (en) | 2018-10-09 | 2020-05-18 | Общество С Ограниченной Ответственностью "Яндекс" | Method and system for routing and execution of transactions |
RU2711348C1 (en) | 2018-10-15 | 2020-01-16 | Общество С Ограниченной Ответственностью "Яндекс" | Method and system for processing requests in a distributed database |
RU2714373C1 (en) | 2018-12-13 | 2020-02-14 | Общество С Ограниченной Ответственностью "Яндекс" | Method and system for scheduling execution of input/output operations |
RU2749649C2 (en) | 2018-12-21 | 2021-06-16 | Общество С Ограниченной Ответственностью "Яндекс" | Method and system for scheduling processing of i/o operations |
RU2720951C1 (en) | 2018-12-29 | 2020-05-15 | Общество С Ограниченной Ответственностью "Яндекс" | Method and distributed computer system for data processing |
RU2746042C1 (en) | 2019-02-06 | 2021-04-06 | Общество С Ограниченной Ответственностью "Яндекс" | Method and the system for message transmission |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5692165A (en) * | 1995-09-12 | 1997-11-25 | Micron Electronics Inc. | Memory controller with low skew control signal |
US5923611A (en) * | 1996-12-20 | 1999-07-13 | Micron Technology, Inc. | Memory having a plurality of external clock signal inputs |
DE69731066T2 (en) | 1997-01-23 | 2005-10-06 | Hewlett-Packard Development Co., L.P., Houston | Memory controller with programmable pulse delay |
JP3929116B2 (en) * | 1997-07-04 | 2007-06-13 | 富士通株式会社 | Memory subsystem |
US6292903B1 (en) * | 1997-07-09 | 2001-09-18 | International Business Machines Corporation | Smart memory interface |
US6073223A (en) * | 1997-07-21 | 2000-06-06 | Hewlett-Packard Company | Memory controller and method for intermittently activating and idling a clock signal for a synchronous memory |
US5917761A (en) * | 1997-11-06 | 1999-06-29 | Motorola Inc. | Synchronous memory interface |
JP4206508B2 (en) * | 1997-12-04 | 2009-01-14 | ブラザー工業株式会社 | Signal control circuit |
US6438670B1 (en) * | 1998-10-02 | 2002-08-20 | International Business Machines Corporation | Memory controller with programmable delay counter for tuning performance based on timing parameter of controlled memory storage device |
US6137734A (en) * | 1999-03-30 | 2000-10-24 | Lsi Logic Corporation | Computer memory interface having a memory controller that automatically adjusts the timing of memory interface signals |
US6370067B1 (en) * | 2001-01-25 | 2002-04-09 | Ishoni Networks, Inc. | Automatic configuration of delay parameters in a dynamic memory controller |
-
2001
- 2001-01-12 US US09/759,480 patent/US6553472B2/en not_active Expired - Lifetime
- 2001-12-21 KR KR1020037009325A patent/KR100549794B1/en active IP Right Grant
- 2001-12-21 AU AU2002234084A patent/AU2002234084A1/en not_active Abandoned
- 2001-12-21 DE DE60112125T patent/DE60112125T2/en not_active Expired - Lifetime
- 2001-12-21 JP JP2002556378A patent/JP3833613B2/en not_active Expired - Lifetime
- 2001-12-21 WO PCT/US2001/049857 patent/WO2002056188A2/en active IP Right Grant
- 2001-12-21 EP EP01985101A patent/EP1356468B1/en not_active Expired - Lifetime
Cited By (42)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10133498B2 (en) | 2001-02-27 | 2018-11-20 | Socionext Inc. | Memory system having a plurality of types of memory chips and a memory controller for controlling the memory chips |
US10318195B2 (en) | 2001-02-27 | 2019-06-11 | Socionext Inc. | Memory system having a plurality of types of memory chips and a memory controller for controlling the memory chips |
US9418029B2 (en) | 2001-02-27 | 2016-08-16 | Socionext Inc. | Memory system having a plurality of types of memory chips and a memory controller for controlling the memory chips |
US20130297890A1 (en) * | 2001-02-27 | 2013-11-07 | Fujitsu Semiconductor Limited | Memory system having a plurality of types of memory chips and a memory controller for controlling the memory chips |
US8977832B2 (en) * | 2001-02-27 | 2015-03-10 | Fujitsu Semiconductor Limited | Memory system having a plurality of types of memory chips and a memory controller for controlling the memory chips |
US8972687B2 (en) * | 2001-02-27 | 2015-03-03 | Fujitsu Semiconductor Limited | Memory system having a plurality of types of memory chips and a memory controller for controlling the memory chips |
US8972688B2 (en) * | 2001-02-27 | 2015-03-03 | Fujitsu Semiconductor Limited | Memory system having a plurality of types of memory chips and a memory controller for controlling the memory chips |
US8972686B2 (en) * | 2001-02-27 | 2015-03-03 | Fujitsu Semiconductor Limited | Memory system having a plurality of types of memory chips and a memory controller for controlling the memory chips |
US20130297860A1 (en) * | 2001-02-27 | 2013-11-07 | Fujitsu Semiconductor Limited | Memory system having a plurality of types of memory chips and a memory controller for controlling the memory chips |
US20130297862A1 (en) * | 2001-02-27 | 2013-11-07 | Fujitsu Semiconductor Limited | Memory system having a plurality of types of memory chips and a memory controller for controlling the memory chips |
US20130297861A1 (en) * | 2001-02-27 | 2013-11-07 | Fujitsu Semiconductor Limited | Memory system having a plurality of types of memory chips and a memory controller for controlling the memory chips |
US8886897B2 (en) | 2001-02-27 | 2014-11-11 | Fujitsu Semiconductor Limited | Memory system having a plurality of types of memory chips and a memory controller for controlling the memory chips |
US7673094B2 (en) * | 2003-03-31 | 2010-03-02 | Micron Technology, Inc. | Memory devices with buffered command address bus |
US20070079049A1 (en) * | 2003-03-31 | 2007-04-05 | Micron Technology, Inc. | Memory devices with buffered command address bus |
US7383360B2 (en) | 2004-11-16 | 2008-06-03 | Mediatek, Inc. | Electronic data storage system divides command requiring data transfer into subcommands, in accordance with performance of devices |
CN100373404C (en) * | 2005-09-13 | 2008-03-05 | 北京中星微电子有限公司 | Process for initializing memory card |
US11640359B2 (en) | 2006-12-06 | 2023-05-02 | Unification Technologies Llc | Systems and methods for identifying storage resources that are not in use |
US11573909B2 (en) | 2006-12-06 | 2023-02-07 | Unification Technologies Llc | Apparatus, system, and method for managing commands of solid-state storage using bank interleave |
US11960412B2 (en) | 2006-12-06 | 2024-04-16 | Unification Technologies Llc | Systems and methods for identifying storage resources that are not in use |
US11847066B2 (en) | 2006-12-06 | 2023-12-19 | Unification Technologies Llc | Apparatus, system, and method for managing commands of solid-state storage using bank interleave |
US8700380B2 (en) * | 2007-12-10 | 2014-04-15 | Fujitsu Semiconductor Limited | Method for generating performance evaluation model |
US20090150137A1 (en) * | 2007-12-10 | 2009-06-11 | Fujitsu Microelectronics Limited | Method for generating performance evaluation model |
US20100257397A1 (en) * | 2009-04-03 | 2010-10-07 | Schoenborn Theodore Z | Active training of memory command timing |
US8819474B2 (en) | 2009-04-03 | 2014-08-26 | Intel Corporation | Active training of memory command timing |
US9305610B2 (en) | 2009-09-09 | 2016-04-05 | SanDisk Technologies, Inc. | Apparatus, system, and method for power reduction management in a storage device |
US9223514B2 (en) | 2009-09-09 | 2015-12-29 | SanDisk Technologies, Inc. | Erase suspend/resume for memory |
US20120066439A1 (en) * | 2010-09-09 | 2012-03-15 | Fusion-Io, Inc. | Apparatus, system, and method for managing lifetime of a storage device |
US8984216B2 (en) * | 2010-09-09 | 2015-03-17 | Fusion-Io, Llc | Apparatus, system, and method for managing lifetime of a storage device |
US9772938B2 (en) | 2010-12-13 | 2017-09-26 | Sandisk Technologies Llc | Auto-commit memory metadata and resetting the metadata by writing to special address in free space of page storing the metadata |
US9218278B2 (en) | 2010-12-13 | 2015-12-22 | SanDisk Technologies, Inc. | Auto-commit memory |
US9767017B2 (en) | 2010-12-13 | 2017-09-19 | Sandisk Technologies Llc | Memory device with volatile and non-volatile media |
US10817421B2 (en) | 2010-12-13 | 2020-10-27 | Sandisk Technologies Llc | Persistent data structures |
US10817502B2 (en) | 2010-12-13 | 2020-10-27 | Sandisk Technologies Llc | Persistent memory management |
WO2015047402A1 (en) * | 2013-09-30 | 2015-04-02 | Hewlett-Packard Development Company, L.P. | Programming memory controllers to allow performance of active memory operations |
CN105612493A (en) * | 2013-09-30 | 2016-05-25 | 慧与发展有限责任合伙企业 | Programming memory controllers to allow performance of active memory operations |
US20160239211A1 (en) * | 2013-09-30 | 2016-08-18 | Hewlett Packard Enterprise Development Lp | Programming memory controllers to allow performance of active memory operations |
KR102152281B1 (en) * | 2016-01-11 | 2020-10-27 | 마이크론 테크놀로지, 인크 | Apparatus and method for simultaneously accessing multiple partitions of nonvolatile memory |
US10719237B2 (en) * | 2016-01-11 | 2020-07-21 | Micron Technology, Inc. | Apparatuses and methods for concurrently accessing multiple partitions of a non-volatile memory |
US11354040B2 (en) | 2016-01-11 | 2022-06-07 | Micron Technology, Inc. | Apparatuses and methods for concurrently accessing multiple partitions of a non-volatile memory |
CN108701081A (en) * | 2016-01-11 | 2018-10-23 | 美光科技公司 | Device and method for the multiple subregions for accessing nonvolatile memory simultaneously |
KR20180094128A (en) * | 2016-01-11 | 2018-08-22 | 마이크론 테크놀로지, 인크 | Apparatus and method for simultaneously accessing multiple partitions of non-volatile memory |
US11768603B2 (en) | 2016-01-11 | 2023-09-26 | Micron Technology, Inc. | Apparatuses and methods for concurrently accessing multiple partitions of a non-volatile memory |
Also Published As
Publication number | Publication date |
---|---|
WO2002056188A3 (en) | 2003-01-16 |
EP1356468B1 (en) | 2005-07-20 |
US6553472B2 (en) | 2003-04-22 |
JP3833613B2 (en) | 2006-10-18 |
EP1356468A2 (en) | 2003-10-29 |
DE60112125D1 (en) | 2005-08-25 |
AU2002234084A1 (en) | 2002-07-24 |
WO2002056188A2 (en) | 2002-07-18 |
JP2004527819A (en) | 2004-09-09 |
DE60112125T2 (en) | 2006-05-24 |
KR20030081385A (en) | 2003-10-17 |
KR100549794B1 (en) | 2006-02-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6553472B2 (en) | Method for programming clock delays, command delays, read command parameter delays, and write command parameter delays of a memory controller in a high performance microprocessor | |
US7656745B2 (en) | Circuit, system and method for controlling read latency | |
US9531363B2 (en) | Methods and apparatuses including command latency control circuit | |
US9851744B2 (en) | Address and control signal training | |
JP5017708B2 (en) | Method for fetching data from double data rate dynamic random access memory and method for providing data strobe signal | |
KR100450726B1 (en) | Memory controller with programmable delay counter for tuning performance based on timing parameter of controlled memory storage device | |
US20010054135A1 (en) | Memory control technique | |
JP4984129B2 (en) | Data strobe synchronization circuit and method for writing at double data rate multi-bit | |
US8151065B2 (en) | Memory control device and semiconductor processing apparatus | |
US6594748B1 (en) | Methods and structure for pipelined read return control in a shared RAM controller | |
JPH10199239A (en) | Semiconductor memory device system and semiconductor memory device | |
TW201104449A (en) | Active training of memory command timing | |
KR100503850B1 (en) | Clocked memory device that includes a programming mechanism for setting write recovery time as a function of the input clock | |
JP5733126B2 (en) | Memory interface circuit and timing adjustment method | |
US7181638B2 (en) | Method and apparatus for skewing data with respect to command on a DDR interface | |
US6529424B2 (en) | Propagation delay independent SDRAM data capture device and method | |
CN116157866A (en) | Memory calibration system and method | |
KR100408719B1 (en) | tRAS delay control device using clock | |
US20240062793A1 (en) | Write leveling circuit applied to memory, and method and apparatus for controlling the same | |
Chiu | DDR SDRAM Controller Using Virtex-4 FPGA Devices | |
Despaux | DDR SDRAM Controller Using Virtex-4 FPGA Devices | |
JPH09179650A (en) | Semiconductor integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SUN MICROSYSTEMS, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YANG, LIUXI;TONG, DUONG;REEL/FRAME:011464/0419 Effective date: 20010102 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: ORACLE AMERICA, INC., CALIFORNIA Free format text: MERGER AND CHANGE OF NAME;ASSIGNORS:ORACLE USA, INC.;SUN MICROSYSTEMS, INC.;ORACLE AMERICA, INC.;REEL/FRAME:037278/0692 Effective date: 20100212 |